User's Manual



78K0S/KA1+

8-bit Single-Chip Microcontrollers

μPD78F9221

μ**PD78F9222** μPD78F9221(A) μPD78F9222(A) μPD78F9221(A2) μPD78F9222(A2) μPD78F9224

Document No. U16898EJ6V0UD00 (6th edition) Date Published February 2009 NS

© NEC Electronics Corporation 2003 Printed in Japan

[MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

EEPROM is a trademark of NEC Electronics Corporation.

Windows is a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

- The information in this document is current as of February, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

<R>

Target Readers	the 78K0S/KA1+ in order to de programs. The target devices are the following	9222, 78F9224, 78F9221(A), 78F9222(A),
Purpose	This manual is intended to give us the Organization below.	ers on understanding of the functions describe
Organization	Two manuals are available for th Manual (common to the 78K/0S Se	ne 78K0S/KA1+: this manual and the Instructries).
	78K0S/KA1+ User's Manual	78K/0S Series Instructions User's Manual
	 Pin functions Internal block functions Interrupts Other internal peripheral functio Electrical specifications 	 CPU function Instruction set Instruction description
How to Use This Manual	It is assumed that the readers of engineering, logic circuits, and micr	this manual have general knowledge of elect ocontrollers.
	revised points. The revised p in the PDF file and specifying ◊ How to read register formats → For a bit number enclosed ir	r of the CONTENTS . The mark <r> shows m points can be easily searched by copying an "< it in the "Find what:" field. In a square, the bit name is defined as a reserve to defined as an sfr variable using the #pragma</r>

Conventions	Data significance: Active low representation	Higher digits on the left and lower digits on the right : xxx (overscore over pin or signal name)
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numerical representation	: Binary xxxx or xxxxB
		Decimal XXXX
		Hexadecimal XXXXH

Related Documents The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0S/KA1+ User's Manual	This manual
78K/0S Series Instructions User's Manual	U11047E

<R> Documents Related to Development Software Tools (User's Manuals)

Document Name		Document No.
RA78K0S Ver.2.00 Assembler Package	Operation	U17391E
	Language	U17390E
	Structured Assembly Language	U17389E
CC78K0S Ver.2.00 C Compiler	Operation	U17416E
	Language	U17415E
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18212E
ID78K0S-QB Ver.3.00 Integrated Debugger	Operation	U18493E
PM+ Ver.6.30		U18416E

Documents Related to Development Hardware Tools (User's Manuals)

Document Name	Document No.
QB-78K0SKX1 In-Circuit Emulator	U18219E
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Flash Memory Writing (User's Manuals)

Document Name	Document No.	
PG-FP5 Flash Memory Programmer	U18865E	
QB-Programmer Programming GUI	Operation	U18527E

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

CONTENTS

СНАРТ	ER 1 (OVERVIEW	14
1.1	Featu	res	14
1.2	Order	ing Information	16
1.3	Pin Co	onfiguration (Top View)	
1.4	78K0S	S/Kx1+ Product Lineup	
1.5	Block	Diagram	19
1.6	Functi	ional Outline	20
СНАРТИ	ER 2 F	PIN FUNCTIONS	21
2.1	Pin Fu	Inction List	
2.2	Pin Fu	unctions	23
	2.2.1	P20 to P23 (Port 2)	23
	2.2.2	P30, P31, and P34 (Port 3)	23
	2.2.3	P40 to P45 (Port 4)	
	2.2.4	P121 to P123 (Port 12)	
	2.2.5	P130 (Port 13)	
	2.2.6	RESET	
	2.2.7	X1 and X2	25
	2.2.8	AV _{REF}	25
	2.2.9	VDD	
	2.2.10	Vss	25
2.3	Pin I/C	O Circuits and Connection of Unused Pins	
CHAPTE		CPU ARCHITECTURE	
3.1	Memo	ory Space	
	3.1.1	Internal program memory space	
	3.1.2	Internal data memory space	31
	3.1.3	Special function register (SFR) area	
	3.1.4	Data memory addressing	
3.2	Proce	ssor Registers	
	3.2.1	Control registers	
	3.2.2	General-purpose registers	
	3.2.3	Special function registers (SFRs)	
3.3	Instru	ction Address Addressing	43
	3.3.1	Relative addressing	43
	3.3.2	Immediate addressing	44
	3.3.3	Table indirect addressing	44
	3.3.4	Register addressing	
3.4	Opera	and Address Addressing	46
	3.4.1	Direct addressing	
	3.4.2	Short direct addressing	47
	3.4.3	Special function register (SFR) addressing	
	3.4.4	Register addressing	
	3.4.5	Register indirect addressing	50
	3.4.6	Based addressing	51

	3.4.7	Stack addressing	
CHAPTE	ER 4 PC	DRT FUNCTIONS	53
4.1	Functio	ns of Ports	53
4.2	Port Co	nfiguration	
	4.2.1	Port 2	
	4.2.2	Port 3	
	4.2.3	Port 4	58
	4.2.4	Port 12	63
	4.2.5	Port 13	65
4.3	Registe	rs Controlling Port Functions	65
4.4	Operation	on of Port Function	70
	4.4.1	Writing to I/O port	70
	4.4.2	Reading from I/O port	70
	4.4.3	Operations on I/O port	70
CHAPTE	R 5 CL	OCK GENERATORS	71
5.1	Functio	ns of Clock Generators	71
	5.1.1	System clock oscillators	71
	5.1.2	Clock oscillator for interval time generation	71
5.2	Configu	Iration of Clock Generators	72
5.3	Registe	rs Controlling Clock Generators	74
5.4	System	Clock Oscillators	
	5.4.1	High-speed internal oscillator	77
	5.4.2	Crystal/ceramic oscillator	77
	5.4.3	External clock input circuit	79
	5.4.4	Prescaler	79
5.5	•	on of CPU Clock Generator	
5.6	Operation	on of Clock Generator Supplying Clock to Peripheral Hardware	85
CHAPTE		-BIT TIMER/EVENT COUNTER 00	
6.1		ns of 16-bit Timer/Event Counter 00	
6.2	-	iration of 16-bit Timer/Event Counter 00	
6.3	•	rs to Control 16-bit Timer/Event Counter 00	
6.4	Operation	on of 16-bit Timer/Event Counter 00	98
	6.4.1	Interval timer operation	
	6.4.2	External event counter operation	
	6.4.3	Pulse width measurement operations	103
	6.4.4	Square-wave output operation	
	6.4.5	PPG output operations	
	6.4.6	One-shot pulse output operation	
6.5	Caution	s Related to 16-bit Timer/Event Counter 00	121
0114577			
		BIT TIMER 80	
7.1		n of 8-bit Timer 80	
7.2	•	iration of 8-bit Timer 80	
7.3	-	r Controlling 8-bit Timer 80	
7.4	Operation	on of 8-bit Timer 80	132

	7.4.1 Operation as interval timer	132
7.5	Notes on 8-bit Timer 80	134
СНАРТЕ	ER 8 8-BIT TIMER H1	135
8.1	Functions of 8-bit Timer H1	135
8.2	Configuration of 8-bit Timer H1	
8.3	Registers Controlling 8-bit Timer H1	
8.4	Operation of 8-bit Timer H1	
-	8.4.1 Operation as interval timer/square-wave output	
	8.4.2 Operation as PWM output mode	
СНАРТЕ	ER 9 WATCHDOG TIMER	150
9.1	Functions of Watchdog Timer	150
9.2	Configuration of Watchdog Timer	152
9.3	Registers Controlling Watchdog Timer	153
9.4	Operation of Watchdog Timer	155
	9.4.1 Watchdog timer operation when "low-speed internal oscillator cannot be stopped" is selected	by
	option byte	-
	9.4.2 Watchdog timer operation when "low-speed internal oscillator can be stopped by software" is	
	selected by option byte	157
	9.4.3 Watchdog timer operation in STOP mode (when "low-speed internal oscillator can be stopped	d by
	software" is selected by option byte)	159
	9.4.4 Watchdog timer operation in HALT mode (when "low-speed internal oscillator can be stopped	
	software" is selected by option byte)	-
	ER 10 A/D CONVERTER	
10 1	Functions of A/D Converter	162
	Functions of A/D Converter	
10.2	Configuration of A/D Converter	164
10.2 10.3	Configuration of A/D Converter Registers Used by A/D Converter	164 166
10.2 10.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations	164 166 171
10.2 10.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter	164 166 171
10.2 10.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results	164 166 171 171 173
10.2 10.3 10.4	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode	164 166 171 171 173 174
10.2 10.3 10.4 10.5	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table	164 166 171 171 173 174 176
10.2 10.3 10.4 10.5	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode	164 166 171 171 173 174 176
10.2 10.3 10.4 10.5 10.6	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table Cautions for A/D Converter	164 166 171 171 173 174 176 178
10.2 10.3 10.4 10.5 10.6 CHAPTE	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table Cautions for A/D Converter	164 166 171 173 174 176 178 182
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations	164 166 171 173 174 176 176 178 182 182
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations	 164 166 171 173 174 176 178 182 182 182 186
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode. How to Read A/D Converter Characteristics Table Cautions for A/D Converter. ER 11 SERIAL INTERFACE UART6 Functions of Serial Interface UART6 Configuration of Serial Interface UART6 Registers Controlling Serial Interface UART6	164 166 171 171 173 174 176 178 182 182 186 189
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3	Configuration of A/D Converter Registers Used by A/D Converter	164 166 171 173 174 176 178 182 182 182 186 189 198
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table Cautions for A/D Converter ER 11 SERIAL INTERFACE UART6 Functions of Serial Interface UART6 Configuration of Serial Interface UART6 Registers Controlling Serial Interface UART6 Operation of Serial Interface UART6 11.4.1 Operation stop mode	 164 166 171 173 174 176 178 182 182 182 186 189 198 198
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations	 164 166 171 173 174 176 178 182 182 186 189 198 198 199
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table Cautions for A/D Converter ER 11 SERIAL INTERFACE UART6 Functions of Serial Interface UART6 Configuration of Serial Interface UART6 Registers Controlling Serial Interface UART6 Operation of Serial Interface UART6 11.4.1 Operation stop mode	 164 166 171 173 174 176 178 182 182 186 189 198 198 199
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3 11.4	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations	 164 166 171 173 174 176 178 182 182 182 186 198 198 199 213
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3 11.4 CHAPTE	Configuration of A/D Converter Registers Used by A/D Converter A/D Converter Operations 10.4.1 Basic operations of A/D converter 10.4.2 Input voltage and conversion results 10.4.3 A/D converter operation mode How to Read A/D Converter Characteristics Table	 164 166 171 173 174 176 178 182 182 186 189 198 199 213 220
10.2 10.3 10.4 10.5 10.6 CHAPTE 11.1 11.2 11.3 11.4 CHAPTE 12.1	Configuration of A/D Converter	 164 166 171 173 174 176 178 182 182 182 184 198 199 213 220 220

12.3	Interrupt Function Control Registers	
12.4	Interrupt Servicing Operation	
	12.4.1 Maskable interrupt request acknowledgment operation	
	12.4.2 Multiple interrupt servicing	230
	12.4.3 Interrupt request pending	
	R 13 STANDBY FUNCTION	
13.1	Standby Function and Configuration	233
	13.1.1 Standby function	
	13.1.2 Registers used during standby	
13.2	Standby Function Operation	
	13.2.1 HALT mode	
	13.2.2 STOP mode	239
СНАРТЕ	R 14 RESET FUNCTION	
14.1	Register for Confirming Reset Source	
CHAPTE	R 15 POWER-ON-CLEAR CIRCUIT	251
15.1	Functions of Power-on-Clear Circuit	251
15.2	Configuration of Power-on-Clear Circuit	
15.3	Operation of Power-on-Clear Circuit	252
15.4	Cautions for Power-on-Clear Circuit	253
CHAPTE	R 16 LOW-VOLTAGE DETECTOR	255
16.1	Functions of Low-Voltage Detector	
16.2	Configuration of Low-Voltage Detector	255
16.3	Registers Controlling Low-Voltage Detector	256
16.4	Operation of Low-Voltage Detector	258
16.5	Cautions for Low-Voltage Detector	
		005
	Functions of Option Byte	
	Format of Option Byte	
17.3	Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)	
СНАРТЕ	R 18 FLASH MEMORY	268
	Features	
	Memory Configuration	
	Functional Outline	
	Writing with Flash Memory Programmer	
	Programming Environment	
	Pin Connection on Board	
10.0	18.6.1 X1 and X2 pins	
	18.6.2 RESET pin	
	18.6.3 Port pins	
	18.6.4 Power supply	
18 7	On-Board and Off-Board Flash Memory Programming	
10.7		

	18.7.1	Flash memory programming mode	277
	18.7.2	Communication commands	277
	18.7.3	Security settings	278
18.8	Flash N	lemory Programming by Self Programming	279
	18.8.1	Outline of self programming	279
	18.8.2	Cautions on self programming function	
	18.8.3	Registers used for self programming function	
	18.8.4	Example of shifting normal mode to self programming mode	291
	18.8.5	Example of shifting self programming mode to normal mode	294
	18.8.6	Example of block erase operation in self programming mode	
	18.8.7	Example of block blank check operation in self programming mode	
	18.8.8	Example of byte write operation in self programming mode	
	18.8.9	Example of internal verify operation in self programming mode	
	18.8.10	Examples of operation when command execution time should be minimized in self prog mode	
	18.8.11	Examples of operation when interrupt-disabled time should be minimized in self progra	
	10.0.11	mode	•
СНАРТЕ	B 10 C	DN-CHIP DEBUG FUNCTION	328
		cting QB-MINI2 to 78K0S/KA1+	
19.1	19.1.1	Connection of INTP3 pin	
	19.1.1 19.1.2	Connection of X1 and X2 pins	
10.0	-	g of user resources	
19.2	Securit		
СНАРТЕ	B 20 II	NSTRUCTION SET OVERVIEW	332
		on	
20.1	20.1.1	Operand identifiers and description methods	
	20.1.1	Description of "Operation" column	
	20.1.2	Description of "Flag" column	
20.2		on List	
	•	tions Listed by Addressing Type	
20.3	mstruct	ions Listed by Addressing Type	
СНАРТЕ			
	:R 21 E	ELECTRICAL SPECIFICATIONS (Standard product, (A) grade product)	342
		LECTRICAL SPECIFICATIONS (Standard product, (A) grade product)	
СНАРТЕ	ER 22 E		354
СНАРТЕ	ER 22 E	LECTRICAL SPECIFICATIONS ((A2) grade product)	354
СНАРТЕ СНАРТЕ	ER 22 E	LECTRICAL SPECIFICATIONS ((A2) grade product)	354 368
СНАРТЕ СНАРТЕ СНАРТЕ	ER 22 E ER 23 F ER 24 F	ELECTRICAL SPECIFICATIONS ((A2) grade product)	354 368 371
СНАРТЕ СНАРТЕ СНАРТЕ	ER 22 E ER 23 F ER 24 F DIX A D	ELECTRICAL SPECIFICATIONS ((A2) grade product)	354 368 371 373
CHAPTE CHAPTE CHAPTE APPENE	ER 22 E ER 23 F ER 24 F DIX A D Softwar	ELECTRICAL SPECIFICATIONS ((A2) grade product) PACKAGE DRAWING RECOMMENDED SOLDERING CONDITIONS DEVELOPMENT TOOLS	354 368 371 373 376
CHAPTE CHAPTE CHAPTE APPENE A.1	ER 22 E ER 23 F ER 24 F DIX A D Softwar Langua	ELECTRICAL SPECIFICATIONS ((A2) grade product) PACKAGE DRAWING RECOMMENDED SOLDERING CONDITIONS DEVELOPMENT TOOLS re Package Ige Processing Software Iemory Writing Tools	354 368 371 373 376 376 377
CHAPTE CHAPTE CHAPTE APPENE A.1 A.2	ER 22 E ER 23 F ER 24 F DIX A D Softwar Langua	ELECTRICAL SPECIFICATIONS ((A2) grade product) PACKAGE DRAWING RECOMMENDED SOLDERING CONDITIONS DEVELOPMENT TOOLS re Package lege Processing Software Idemory Writing Tools When using flash memory programmer PG-FP5 and FL-PR5	
CHAPTE CHAPTE CHAPTE APPENE A.1 A.2	ER 22 E ER 23 F ER 24 F DIX A D Softwar Langua Flash M A.3.1 A.3.2	ELECTRICAL SPECIFICATIONS ((A2) grade product) PACKAGE DRAWING RECOMMENDED SOLDERING CONDITIONS DEVELOPMENT TOOLS re Package Ige Processing Software Iemory Writing Tools	

A	A.4.1 When using in-circuit emulator QB-78K0SKX1	
A	A.4.2 When using on-chip debug emulator with programming function QB-MINI2	
A.5 [Debugging Tools (Software)	379
APPENDI	X B NOTES ON DESIGNING TARGET SYSTEM	
	X C REGISTER INDEX	
C.1 F	Register Index (Register Name)	
C.2 F	Register Index (Symbol)	
	X D LIST OF CAUTIONS	
APPENDI	X E REVISION HISTORY	405
E.1 M	Major Revisions in This Edition	405
E.2 F	Revision History up to Previous Editions	406

CHAPTER 1 OVERVIEW

1.1 Features

O 78K0S CPU core

O ROM and RAM capacities

Item Part number	Program Memory (Flash Memory)	Memory (Internal High-Speed RAM)
μPD78F9221	2 KB	128 bytes
μPD78F9222	4 KB	256 bytes
μPD78F9224	8 KB	

<R>

O Minimum instruction execution time: $0.2 \,\mu s$ (with 10 MHz@4.0 to 5.5 V operation)

O Clock

• High-speed system clock ... Selected from the following three sources

 Ceramic/crystal resonator: 	2 to 10 MHz (Standard product, (A) grade product)
	2 to 8 MHz ((A2) grade product)
- External clock:	2 to 10 MHz (Standard product, (A) grade product)
	2 to 8 MHz ((A2) grade product)
- High-speed internal oscillator:	8 MHz ±3% (–10 to +80°C),
	8 MHz \pm 5% (Standard product, (A) grade product: –40 to +85°C, (A2)
	grade product: -40 to +125°C)

- Low-speed internal oscillator 240 kHz (TYP.) ... Watchdog timer, timer clock in intermittent operation
- O I/O ports: 17 (CMOS I/O: 15, CMOS input: 1, CMOS output: 1)
- O Timer: 4 channels
 - 16-bit timer/event counter: 1 channel ... Timer output \times 1, capture input \times 2
 - 8-bit timer: 2 channels ... PWM output × 1
 - Watchdog timer: 1 channel ... Operable with low-speed internal oscillation clock
- O Serial interface: UART (LIN (Local Interconnect Network) bus supported) 1 channel
- O 10-bit resolution A/D converter: 4 channels
- O On-chip power-on-clear (POC) circuit (A reset is automatically generated when the voltage drops to 2.1 V (TYP.) or below)
- O On-chip low voltage detector (LVI) circuit (An interrupt/reset (selectable) is generated when the detection voltage is reached)
 - \bullet Detection voltage: Selectable from ten levels between 2.35 and 4.3 V
- O Single-power-supply flash memory
 - Flash self programming enabled
 - Software protection function: Protected from outside party copying (no flash reading command)
 - Time required for writing by dedicated flash memory programmer: Approximately 3 seconds (4 KB)
 - * Flash programming on mass production lines supported

O Safety function


- Watchdog timer operated by clock independent from CPU
 - ... A hang-up can be detected even if the system clock stops
- Supply voltage drop detectable by LVI
 - ... Appropriate processing can be executed before the supply voltage drops below the operation voltage
- Equipped with option byte function
 - ... Important system operation settings set in hardware

- O Assembler and C language supported
- O Enhanced development environment
 - Support for full-function emulator (IECUBE), simplified emulator (MINICUBE2), and simulator
- O Supply voltage: $V_{DD} = 2.0$ to 5.5 V
 - * Use these products in the following voltage range because the detection voltage (VPOC) of the POC circuit is the supply voltage range.

Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V

- O Operating temperature range:
 - Standard product, (A) grade product: $T_A = -40$ to $+85^{\circ}C$
 - (A2) grade product: $T_A = -40$ to $+125^{\circ}C$

1.2 Ordering Information




Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

[Part number list]

<r></r>	μPD78F9221MC-5A4-A	μPD78F9222MC-5A4-A	μPD78F9224MC-5A4-A
	μPD78F9221MC(A)-5A4-A	μPD78F9222MC(A)-5A4-A	
	μPD78F9221MC(A2)-5A4-A	μPD78F9222MC(A2)-5A4-A	
	μPD78F9221MC(A)-CAA-AX	μPD78F9222MC(A)-CAA-AX	
	μPD78F9221MC(A2)-CAA-AX	μPD78F9222MC(A2)-CAA-AX	
	μPD78F9221CS-CAC-A	μPD78F9222CS-CAC-A	

1.3 Pin Configuration (Top View)

• 20-pin plastic SSOP



Note In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

1.4 78K0S/Kx1+ Product Lineup

The following table shows the product lineup of the 78K0S/Kx1+.

	Part Number	78K0S/KU1+	78K0S/KY1+	78K0S	S/KA1+	78K0S/KB1+
Item						
Number of	pins	10 pins	16 pins	20 μ	pins	30/32 pins
Internal memory	Flash memory	1 KB, 2	KB, 4 KB	2 KB	4 KB, 8 KB	4 KB, 8 KB
	RAM	128	bytes	128 bytes	256 bytes	256 bytes
Supply volt	age		V _{DD} = 2.0	to 5.5 V ^{Note 1}		
Minimum in execution ti			0.20 μs (10 MHz, 0.33 μs (6 MHz, 0.40 μs (5 MHz, 1.0 μs (2 MHz, ¹	V _{DD} = 3.0 to 5 V _{DD} = 2.7 to 5	.5 V) .5 V)	
System clo (oscillation			High-speed internal Crystal/ceramic osc External clock input c	cillation (2 to 1	0 MHz) ^{Note 2}	
Clock for T (oscillation	MH1 and WDT frequency)	Low-speed internal oscillation (240 kHz (TYP.))				
Port	CMOS I/O	7	13	1	5	24
	CMOS input	1	1	1	1	1
	CMOS output	-	-	1	1	1
Timer	16-bit (TM0)	1 ch ^{Note 3}				
	8-bit (TMH)	1 ch				
	8-bit (TM8)		– 1 ch			ch
	WDT	1 ch				
Serial inter	ace		_	LIN	I-Bus-support	ting UART: 1 ch
A/D conver	ter ^{Note 4}		10 bits: 4 ch ((2.7 to 5.5V) ^{№t}	te 4	
	$3 \text{ bits} \times 8 \text{ bits}$)		-			Provided
Interrupts	Internal	5	lote 5		g)
	External		2 4			
Reset	RESET pin	Provided				
	POC	2.1 V (TYP.)				
	LVI	Provided (selectable by software)				
	WDT		Pro	vided		
Operating t	emperature range	Standard products: -40 to +85°C	Standard products, (A) (A2) grade products:	grade produc	ts: -40 to +85	5°C

Notes 1 Use these products in the following voltage range because the detection voltage (VPOC) of the power-onclear (POC) circuit is the supply voltage range.


Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V

2 μ PD78F95xx does not support the crystal/ceramic oscillation.

3 The product without A/D converter (μ PD78F950x) in the 78K0S/KU1+ is not supported.

- **Notes 4** The product without A/D converter (*μ* PD78F95xx) is provided for the 78K0S/KU1+ and 78K0S/KY1+ respectively. This product has A/D converter.
 - **5** There are 2 and 4 factors for the products without A/D converter in the 78K0S/KU1+ and 78K0S/KY1+, respectively.

1.5 Block Diagram



Note In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

1.6 Functional Outline

<	R	>
<	к	>

	Item		μPD78F9221	μPD78F9222	μPD78F9224		
Internal Flash memory memory High-speed RAM		h memory	2 KB	4 KB	8 KB		
		-speed RAM	128 bytes	256 bytes			
Memory sp	ace		64 KB				
X1 input clo	ock (os	cillation frequency)	Crystal/ceramic/external cloc 10 MHz (VDD = 2.0 to 5.5 V)	ck input:			
Internal oscillation	-	speed (oscillation ency)	Internal oscillation: 8 MHz (T	TYP.)			
clock		speed (for TMH1 WDT)	Internal oscillation: 240 kHz	(TYP.)			
General-pu	rpose r	registers	8 bits \times 8 registers				
Instruction	executi	on time	0.2 μs/0.4 μs/0.8 μs/1.6 μs/3	$3.2 \ \mu s$ (X1 input clock: fx = 10	MHz)		
I/O port			Total:17 pinsCMOS I/O:15 pinsCMOS input:1 pinCMOS output:1 pin				
Timer			 16-bit timer/event counter: 8-bit timer (timer H1): 8-bit timer (timer 80): Watchdog timer: 	1 channel 1 channel 1 channel 1 channel			
		Timer output	2 pins (PWM: 1 pin)				
A/D conver	ter		10-bit resolution × 4 channels				
Serial interf	ace		LIN-bus-supporting UART mode: 1 channel				
Vectored		External	4				
interrupt so	urces	Internal	9				
Reset			Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-clear Internal reset by low-voltage detector				
Supply volta	age		$V_{DD} = 2.0$ to 5.5 V ^{Note}				
Operating temperature range			Standard products, (A) grade products: $T_A = -40$ to $+85^{\circ}C$ (A2) grade products: $T_A = -40$ to $+125^{\circ}C$				
Package			20-pin plastic SSOP 20-pin plastic SDIP				

Note Use these products in the following voltage range because the detection voltage (VPOC) of the power-on-clear (POC) circuit is the supply voltage range.

Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

(1) Port functions

Pin Name	I/O		Function	After Reset	Alternate- Function Pin
P20 to P23	I/O	Port 2. 4-bit I/O port. Can be set to input or o An on-chip pull-up resis	Input	ANI0 to ANI3	
P30	I/O	Port 3	Can be set to input or output mode in 1-	Input	TI000/INTP0
P31			bit units. An on-chip pull-up resistor can be connected by setting software.		TI010/TO00/ INTP2
P34 ^{Note}	Input		Input only	Input	RESET
P40	I/O	Port 4.		Input	_
P41		6-bit I/O port.	utnut modo in 1 hit unito		INTP3
P42		•	Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.		
P43					TxD6/INTP1
P44					RxD6
P45					-
P121 ^{Note}	I/O	Port 12.		Input	X1 ^{Note}
P122 ^{Note}		3-bit I/O port.	utout modo in 1 bit unito		X2 ^{Note}
P123		Can be set to input or o An on-chip pull-up resis setting software.		_	
P130	Output	Port 13. 1-bit output-only port	Output	_	

Note For the setting method for pin functions, see CHAPTER 17 OPTION BYTE.

Caution The P121/X1 and P122/X2 pins are pulled down during reset.

(2) Non-port functions

Pin Name	I/O	Function	After Reset	Alternate- Function Pin
INTP0	Input	External interrupt input for which the valid edge (rising edge,	Input	P30/TI000
INTP1		falling edge, or both rising and falling edges) can be specified		P43/TxD6
INTP2				P31/TI010/TO00
INTP3				P41
RxD6	Input	Serial data input for asynchronous serial interface	Input	P44
TxD6	Output	Serial data output for asynchronous serial interface	Input	P43/INTP1
T1000	TI000 Input External count clock input to 16-bit timer/event counter 00. Capture trigger input to capture registers (CR000 and CR010) of 16-bit timer/event counter 00		Input	P30/INTP0
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P31/TO00/INTP2
TO00	Output	16-bit timer/event counter 00 output	Input	P31/TI010/INTP2
TOH1	Output	8-bit timer H1 output	Input	P42
ANI0 to ANI3	Input	Analog input of A/D converter	Input	P20 to P23
AVREF	-	A/D converter reference voltage input and positive power supply for P20 to P23 and A/D converter	_	_
RESET	Input	System reset input	_	P34 ^{Note}
X1 ^{Note} Input Connection of crystal/ceramic resonator for system clock oscillation. External clock input		-	P121 ^{Note}	
X2 ^{Note}	X2 ^{Note} – Connection of crystal/ceramic resonator for system clock oscillation.		-	P122 ^{Note}
Vdd	_	Positive power supply	_	_
Vss	_	Ground potential	_	-

Note For the setting method for pin functions, see CHAPTER 17 OPTION BYTE.

Caution The P121/X1 and P122/X2 pins are pulled down during reset.

2.2 Pin Functions

2.2.1 P20 to P23 (Port 2)

P20 to P23 constitute a 4-bit I/O port, port 2. In addition to I/O port pins, these pins also have a function to input analog signals to the A/D converter. These pins can be set to the following operation modes in 1-bit units.

(1) Port mode

P20 to P23 function as a 4-bit I/O port. Each bit of this port can be set to the input or output mode by using port mode register 2 (PM2). In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 2 (PU2).

(2) Control mode

P20 to P23 function as the analog input pins (ANI0 to ANI3) of the A/D converter. When using these pins as analog input pins, refer to **10.6 Cautions for A/D converter (5) ANI0/P20 to ANI3/P23**.

2.2.2 P30, P31, and P34 (Port 3)

P30 and P31 constitute a 2-bit I/O port, port 3. In addition to I/O port pins, these pins also have functions to input/output a timer signal, and input an external interrupt request signal.

P34 is a 1-bit input-only port. This pin is also used as a RESET pin, and when the power is turned on, this is the reset function.

For the setting method for pin functions, see **CHAPTER 17 OPTION BYTE**.

When P34 is used as an input port pin, connect the pull-up resistor.

P30, P31 and P34 can be set to the following operation modes in 1-bit units.

(1) Port mode

P30 and P31 function as a 2-bit I/O port. Each bit of this port can be set to the input or output mode by using port mode register 3 (PM3). In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 3 (PU3).

P34 functions as a 1-bit input-only port.

(2) Control mode

P30 and P31 function to input/output signals to/from internal timers, and to input an external interrupt request signal.

(a) INTP0 and INTP2

These are external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) TI000

This pin inputs an external count clock to 16-bit timer/event counter 00, or a capture trigger signal to the capture registers (CR000 and CR010) of 16-bit timer/event counter 00.

(c) TI010

This pin inputs a capture trigger signal to the capture register (CR000) of 16-bit timer/event counter 00.

(d) TO00

This pin outputs a signal from 16-bit timer/event counter 00.

2.2.3 P40 to P45 (Port 4)

P40 to P45 constitute a 6-bit I/O port, port 4. In addition to I/O port pins, these pins also have functions to output a timer signal, input external interrupt request signals, and input/output the data of the serial interface.

These pins can be set to the following operation modes in 1-bit units.

(1) Port mode

P40 to P45 function as a 6-bit I/O port. Each bit of this port can be set to the input or output mode by using port mode register 4 (PM4). In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 4 (PU4).

(2) Control mode

P40 to 45 function to output a signal from an internal timer, input external interrupt request signals, and input/output data of the serial interface.

(a) INTP1 and INTP3

These are external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) TOH1

This is the output pin of 8-bit timer H1.

(c) TxD6

This pin outputs serial data from the asynchronous serial interface.

(d) RxD6

This pin inputs serial data to the asynchronous serial interface.

2.2.4 P121 to P123 (Port 12)

P121 to P123 constitute a 3-bit I/O port, port 12.

Each bit of this port can be set to the input or output mode by using port mode register 12 (PM12). An on-chip pullup resistor can be connected to P123 by using pull-up resistor option register 12 (PU12).

P121 and P122 also function as the X1 and X2, respectively. For the setting method for pin functions, see **CHAPTER 17 OPTION BYTE**.

Caution The P121/X1 and P122/X2 pins are pulled down during reset.

2.2.5 P130 (Port 13)

This is a 1-bit output-only port.

2.2.6 RESET

This pin inputs an active-low system reset signal. When the power is turned on, this is the reset function, regardless of the option byte setting.

2.2.7 X1 and X2

These pins connect an oscillator to oscillate the X1 input clock.

X1 and X2 also function as the P121 and P122, respectively. For the setting method for pin functions, see CHAPTER 17 OPTION BYTE.

Supply an external clock to X1.

Caution The P121/X1 and P122/X2 pins are pulled down during reset.

2.2.8 AVREF

This is the A/D converter reference voltage input pin and the positive power supply pin of P20 to P23 and A/D converter. When the A/D converter is not used, connect this pin to V_{DD} .

2.2.9 VDD

This is the positive power supply pin.

2.2.10 Vss

This is the ground pin.

In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

2.3 Pin I/O Circuits and Connection of Unused Pins


Table 2-1 shows I/O circuit type of each pin and the connections of unused pins.

For the configuration of the I/O circuit of each type, refer to **Figure 2-1**.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pin
P20/ANI0 to P23/ANI3	11	I/O	Input: Independently connect to AVREF or VSS via a resistor. Output: Leave open.
P30/TI000/INTP0	8-A		Input: Independently connect to V_{DD} or V_{SS} via a resistor.
P31/TI010/TO00/INTP2			Output: Leave open.
P34/RESET	2	Input	Connect to VDD via a resistor.
P40	8-A	I/O	Input: Independently connect to VDD or VSS via a resistor.
P41/INTP3			Output: Leave open.
P42/TOH1			
P43/TxD6/INTP1			
P44/RxD6			
P45			
P121/X1	16-B		Input: Independently connect to Vss via a resistor.
P122/X2			Output: Leave open.
P123	8-A		Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
P130	3-C	Output	Leave open.
AVREF	_	Input	Directly connect to VDD.

Table 2-1. Types of Pin I/O Circuits and Connection of Unused Pins

Figure 2-1. Pin I/O Circuits





CHAPTER 3 CPU ARCHITECTURE


3.1 Memory Space

The 78K0S/KA1+ can access up to 64 KB of memory space. Figures 3-1 to 3-3 show the memory maps.












Remark The option byte and protect byte are 1 byte each.



Figure 3-3. Memory Map (µPD78F9224)



Remark The option byte and protect byte are 1 byte each.

3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This space is usually addressed by the program counter (PC).

The 78K0S/KA1+ provides the following internal ROMs (or flash memory) containing the following capacities.

Part Number	Internal ROM		
	Structure	Capacity	
μPD78F9221	Flash memory	$2,048 \times 8$ bits	
μPD78F9222		$4,096 \times 8$ bits	
μPD78F9224		$8,192 \times 8$ bits	

Table 3-1. Internal ROM Capacity

<R>

The following areas are allocated to the internal program memory space.

(1) Vector table area

The 34-byte area of addresses 0000H to 0021H is reserved as a vector table area. This area stores program start addresses to be used when branching by Reset or interrupt request generation. Of a 16-bit address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Vector Table Address	Interrupt Request	Vector Table Address	Interrupt Request
0000H	Reset	0012H	INTAD
0006H	INTLVI	0016H	INTP2
0008H	INTP0	0018H	INTP3
000AH	INP1	001AH	INTTM80
000CH	INTTMH1	001CH	INTSRE6
000EH	INTTM000	001EH	INTSR6
0010H	INTTM010	0020H	INTST6

Table 3-2. Vector Table

Caution No interrupt sources correspond to the vector table address 0014H.

(2) CALLT instruction table area

The subroutine entry address of a 1-byte call instruction (CALLT) can be stored in the 64-byte area of addresses 0040H to 007FH.

(3) Option byte area

The option byte area is the 1-byte area of address 0080H. For details, refer to **CHAPTER 17 OPTION BYTE**.

(4) Protect byte area

The protect byte area is the 1-byte area of address 0081H. For details, refer to **CHAPTER 18 FLASH MEMORY**.

3.1.2 Internal data memory space

128-byte internal high-speed RAM is provided in the μ PD78F9221, and 256-byte in the μ PD78F9222 and μ PD78F9224.

The internal high-speed RAM can also be used as a stack memory.

3.1.3 Special function register (SFR) area

Special function registers (SFRs) of on-chip peripheral hardware are allocated to the area of FF00H to FFFFH (see **Table 3-3**).

3.1.4 Data memory addressing

The 78K0S/KA1+ is provided with a wide range of addressing modes to make memory manipulation as efficient as possible. The area (FE80H to FEFFH or FE00H to FEFFH) which contains a data memory and the special function register area (SFR) can be accessed using a unique addressing mode in accordance with each function. Figures 3-4 to 3-6 illustrate the data memory addressing.





Figure 3-4. Data Memory Addressing (µPD78F9221)

<R>








Figure 3-6. Data Memory Addressing (µPD78F9224)

3.2 Processor Registers

The 78K0S/KA1+ provides the following on-chip processor registers.

3.2.1 Control registers

The control registers have special functions to control the program sequence statuses and stack memory. The control registers include a program counter, a program status word, and a stack pointer.

(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed.

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.


Figure 3-7. Program Counter Configuration

	15															0
PC	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution. Program status word contents are stored in stack area upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETI and POP PSW instructions. Reset signal generation sets PSW to 02H.

Figure 3-8. Program Status Word Configuration



(a) Interrupt enable flag (IE)

This flag controls interrupt request acknowledge operations of the CPU.

When IE = 0, the interrupt disabled (DI) status is set. All interrupt requests are disabled.

When IE = 1, the interrupt enabled (EI) status is set. Interrupt request acknowledgment is controlled with an interrupt mask flag for various interrupt sources.

This flag is reset to 0 upon DI instruction execution or interrupt acknowledgment and is set to 1 upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set to 1. It is reset to 0 in all other cases.

(c) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set to 1. It is reset to 0 in all other cases.

(d) Carry flag (CY)

This flag stores overflow and underflow that have occurred upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area (Other than the internal high-speed RAM area cannot be set as the stack area).

Figure 3-9. Stack Pointer Configuration

	15															0
SP	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0


The SP is decremented before writing (saving) to the stack memory and is incremented after reading (restoring) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-10 and 3-11.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack memory.
 - 2. Stack pointers can be set only to the high-speed RAM area, and only the lower 10 bits can be actually set.

Thus, if the stack pointer is specified to 0FF00H, it is converted to 0FB00H in the highspeed RAM area, since 0FF00H is in the SFR area and not in the high-speed RAM area. When the value is actually pushed onto the stack, 1 is subtracted from 0FB00H to become 0FAFFH, but since that value is not in the high-speed RAM area, it is converted to 0FEFFH, which is the same value as when 0FF00H is set to the stack pointer.








Figure 3-11. Data to Be Restored from Stack Memory

3.2.2 General-purpose registers

A general-purpose register consists of eight 8-bit registers (X, A, C, B, E, D, L, and H).

In addition each register being used as an 8-bit register, two 8-bit registers in pairs can be used as a 16-bit register (AX, BC, DE, and HL).

Registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Figure 3-12. General-Purpose Register Configuration (1/2)

16-bit processing	 8-bit processing
HL	н
L I L	L
DE	D
DE	E
ВС	В
BC	С
AX	A
AX	х
15 0	 7 0

(a) Function names

16-bit processing	 8-bit processing
RP3	R7
nro	R6
RP2	R5
nr2	R4
RP1	R3
	R2
RP0	R1
	R0
15 0	7 0

Figure 3-12. General-Purpose Register Configuration (2/2) (b) Absolute names

3.2.3 Special function registers (SFRs)

Unlike the general-purpose registers, each special function register has a special function.

The special function registers are allocated to the 256-byte area FF00H to FFFFH.

The special function registers can be manipulated, like the general-purpose registers, with operation, transfer, and bit manipulation instructions. Manipulatable bit units (1, 8, and 16) differ depending on the special function register type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describes a symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with the address and bit.

• 8-bit manipulation

Describes a symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describes a symbol reserved by the assembler for the 16-bit manipulation instruction operand. When specifying an address, describe an even address.

Table 3-3 lists the special function registers. The meanings of the symbols in this table are as follows:

Symbol

Indicates the addresses of the implemented special function registers. It is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S. Therefore, these symbols can be used as instruction operands if an assembler or integrated debugger is used.

• R/W

Indicates whether the special function register can be read or written.

R/W: Read/write

- R: Read only
- W: Write only
- Number of bits manipulated simultaneously Indicates the bit units (1, 8, and 16) in which the special function register can be manipulated.
- After reset

Indicates the status of the special function register when a reset is input.

<R>

Table 3-3. Special Function Registers (1/4)

Address	Symbol			ſ	Bit	No.	Γ	ſ	ſ	R/W	Ν	mber of l lanipulate nultaneo	ed	After Reset	Reference page
		7	6	5	4	3	2	1	0		1	8	16		ш
FF00H, FF01H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF02H	P2	0	0	0	0	P23	P22	P21	P20	R/W	\checkmark	\checkmark	-	00H	66
FF03H	P3	0	0	0	P34	0	0	P31	P30	Note 1	\checkmark	\checkmark	-	00H	66
FF04H	P4	0	0	P45	P44	P43	P42	P41	P40		\checkmark	\checkmark	-	00H	66
FF05H to FF0BH		_					_				_	_	_	_	_
FF0CH	P12	0	0	0	0	P123	P122	P121	0	R/W	\checkmark	\checkmark	-	00H	66
FF0DH	P13	0	0	0	0	0	0	0	P130	Note 1	\checkmark	\checkmark	-	00H	66
FF0EH	CMP01	-	-	-	-	-	-	-	-	R/W	-	\checkmark	-	00H	137
FF0FH	CMP11	-	-	-	-	-	-	-	-		-	\checkmark	-	00H	137
FF10H, FF11H	-		-	-	-	-	-	-	-	_	_	-	-	-	-
FF12H	ТМ00	_	-	-	-	-	-	-	-	R	-	_	$\sqrt{Note 2}$	0000H	89
FF13H		-	-	-	-	-	-	-	-						
FF14H	CR000	-	-	-	-	-	-	-	-	R/W	-	-	$\sqrt{Note 2}$	0000H	89
FF15H		١	Ι	-	-	-	-	-	-						
FF16H	CR010	-	-	-	-	-	-	-	-		-	-	√ ^{Note 2}	0000H	91
FF17H		-	-	-	-	-	-	-	-						
FF18H	ADCR	-	_	-	-	-	-	-	-	R	-	-	$\sqrt{Note 2}$	Undefined	169
FF19H		0	0	0	0	0	0	-	-						
FF1AH	ADCRH	-	-	-	-	-	-	-	-		-	\checkmark	-		170
FF1BH to FF21H	_	-	-		_	_	_	_	_	_	-	-	_	-	_
FF22H	PM2	1	1	1	1	PM23	PM22	PM21	PM20	R/W	\checkmark	\checkmark	-	FFH	65, 170
FF23H	PM3	1	1	1	1	1	1	PM31	PM30		\checkmark	\checkmark	-	FFH	65, 97
FF24H	PM4	1	1	PM45	PM44	PM43	PM42	PM41	PM40		\checkmark	\checkmark	-	FFH	65, 140, 197
FF25H to FF2BH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF2CH	PM12	1	1	1	1	PM123	PM122	PM121	1	R/W	\checkmark	\checkmark	-	FFH	65
FF2DH to FF31H	-	-	-	-	-	-	-	-	-	-	_	-	-	-	-
FF32H	PU2	0	0	0	0	PU23	PU22	PU21	PU20	R/W	\checkmark	\checkmark	-	00H	69
FF33H	PU3	0	0	0	0	0	0	PU31	PU30		\checkmark	\checkmark	-	00H	69
FF34H	PU4	0	0	PU45	PU44	PU43	PU42	PU41	PU40		\checkmark	\checkmark	-	00H	69
FF35H to FF3BH	-	-	Ι	-	-	-	-	-	-	-	Ι	Ι	-	-	-
FF3CH	PU12	0	0	0	0	PU123	0	0	0	R/W	\checkmark	\checkmark	-	00H	69
FF3DH to FF47H	_	_	-	-	-	-	-	-	-	-	_	-	-	-	-

Notes 1. Only P34 is an input-only port.

2. A 16-bit access is possible only by the short direction addressing.

<R>

Table 3-3. Special Function Registers (2/4)

Address	Symbol				Bit	No.			1	R/W	Μ	mber of l lanipulate nultaneor	ed	After Reset	Reference page
		7	6	5	4	3	2	1	0		1	8	16		ш
FF48H	WDTM	0	1	1	WDCS 4	WDCS 3	WDCS 2	WDCS 1	WDCS 0	R/W	-	\checkmark	-	67H	153
FF49H	WDTE	-	-	-	-	-	-	-	-		-	\checkmark	-	9AH	154
FF50H	LVIM	<lvi ON></lvi 	0	0	0	0	0	<lvi MD></lvi 	<lvi F></lvi 		\checkmark	\checkmark	-	00H Note 1	256
FF51H	LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0		_	\checkmark	-	00H Note 1	257
FF52H, FF53H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF54H	RESF	0	0	0	WDT RF	0	0	0	LVIRF	R	_	\checkmark	-	00H Note 2	250
FF55H to FF57H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF58H	LSRCM	0	0	0	0	0	0	0	<lsr STOP></lsr 	R/W	\checkmark	\checkmark	-	00H	75
FF59H to FF5FH	I	-	I	1	1	I	1	I	-	1	I	I	-	_	-
FF60H	TMC00	0	0	0	0	TMC 003	TMC 002	TMC 001	<ovf 00></ovf 	R/W	\checkmark	\checkmark	-	00H	92
FF61H	PRM00	ES110	ES100	ES010	ES000	0	0	PRM 001	PRM 000		\checkmark	\checkmark	_	00H	96
FF62H	CRC00	0	0	0	0	0	CRC 002	CRC 001	CRC 000		\checkmark	\checkmark	-	00H	94
FF63H	TOC00	0	<ospt 00></ospt 	<ospe 00></ospe 	ТОС 004	<lvs 00></lvs 	<lvr 00></lvr 	TOC 001	<toe 00></toe 		\checkmark	\checkmark	-	00H	95
FF64H to FF6FH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF70H	TMHMD 1	<tmh E1></tmh 	CKS12	CKS11	CKS10	TMMD 11	TMMD 10	<tole V1></tole 	<toen 1></toen 	R/W	\checkmark	\checkmark	-	00H	138
FF71H to FF7FH	-	-	-	-	_	1	1	_	_	-	-	-	-	_	_
FF80H	ADM	<adcs></adcs>	0	FR2	FR1	FR0	0	0	<adce></adce>	R/W	\checkmark	\checkmark	-	00H	167
FF81H	ADS	0	0	0	0	0	0	ADS1	ADS0		\checkmark	\checkmark	-	00H	169
FF82H, FF83H	_	_	_	-	_	-		-	_	-	_	-	-	_	_
FF84H	PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20	R/W	\checkmark	\checkmark	-	00H	67, 170
FF85H to FF8BH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF8CH	ISC	0	0	0	0	0	0	ISC1	ISC0	R/W	\checkmark	\checkmark	-	00H	197

Notes 1. Retained only after a reset by LVI.

2. Varies depending on the reset cause.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

<R>

Table 3-3. Special Function Registers (3/4)

Address	Symbol				Bit	No.				R/W	Ν	mber of l anipulate nultaneor	ed	After Reset	Reference page
		7	6	5	4	3	2	1	0		1	8	16		Œ
FF8DH to FF8FH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF90H	ASIM6	<pow ER6></pow 	<txe6></txe6>	<rxe6></rxe6>	PS61	PS60	CL6	SL6	ISRM6	R/W	\checkmark	V	-	01H	189
FF91H	-	I	-	-	-	-	-	-	-	-	-	-	-	-	-
FF92H	RXB6	-	-	-	I	-	-	-	-	R	-	\checkmark	-	FFH	188
FF93H	ASIS6	0	0	0	0	0	PE6	FE6	OVE6		-	\checkmark	-	00H	191
FF94H	TXB6	I	-	-	-	-	-	-	-	R/W	-	\checkmark	-	FFH	188
FF95H	ASIF6	0	0	0	0	0	0	TXBF6	TXSF6	R	١	\checkmark	-	00H	192
FF96H	CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60	R/W	I	\checkmark	-	00H	193
FF97H	BRGC6	MLD67	MLD66	MLD65	MLD64	MLD63	MLD62	MLD61	MLD60		١	\checkmark	-	FFH	194
FF98H	ASICL6	<sbrf 6></sbrf 	<sbrt 6></sbrt 	SBTT6	SBL62	SBL61	SBL60	DIR6	TXDLV 6		\checkmark	\checkmark	-	16H	195
FF99H to FF9FH	-	L	-	-	-	-	-	-	I	-	-	-	-	I	1
FFA0H	PFCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	W	-	\checkmark	-	Undefined	283
FFA1H	PFS	0	0	0	0	0	WEPR ERR	VCE RR	FPR ERR	R/W	\checkmark	\checkmark	-	00H	284
FFA2H	FLPMC	0	PRSEL F4	PRSEL F3	PRSEL F2	PRSEL F1	PRSEL F0	0	FLSPM		-	V	-	Undefined	282
FFA3H	FLCMD	0	0	0	0	0	FLCMD 2	FLCMD	FLCM D0		\checkmark	V	-	00H	285
FFA4H	FLAPL	FLAP7	FLAP6	FLAP5	FLAP4	FLAP3	FLAP2	FLAP1	FLAP0		\checkmark	\checkmark	-	Undefined	286
FFA5H	FLAPH	0	0	0	0	FLA P11	FLA P10	FLA P9	FLA P8		\checkmark	V	-		286
FFA6H	FLAPHC	0	0	0	0	FLAP C11	FLAP C10	FLAP C9	FLAP C8		\checkmark	V	-	00H	287
FFA7H	FLAPLC	FLAP C7	FLAP C6	FLAP C5	FLAP C4	FLAP C3	FLAP C2	FLAP C1	FLAP C0		\checkmark	V	-		287
FFA8H	FLW	FLW7	FLW6	FLW5	FLW4	FLW3	FLW2	FLW1	FLW0		-	\checkmark	-		288
FFA9H to FFCBH	-	-	-	-	-	-	-	-	Ι	-	-	-	-	I	Ι
FFCCH	TMC80	<tce 80></tce 	0	0	0	0	TCL 801	TCL 800	0	R/W	\checkmark	\checkmark	-	00H	131
FFCDH	CR80	I	_	-	Ι	Ι	Ι	_	-	W	I	\checkmark	-	Undefined	130
FFCEH	TM80	-	-	-	-	-	-	-	-	R	-	\checkmark	-	00H	130
FFCFH to FFDFH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FFE0H	IF0	<adif></adif>	<tmif 010></tmif 	<tmif 000></tmif 	<tmif H1></tmif 	<pif1></pif1>	<pif0></pif0>	<lviif></lviif>	0	R/W	\checkmark	\checkmark	-	00H	224
FFE1H	IF1	0	<stif 6></stif 	<srif 6></srif 	<sre IF6></sre 	<tmif 80></tmif 	<pif3></pif3>	<pif2></pif2>	0		\checkmark	\checkmark	-	00H	224

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

Address	Symbol				Bit	No.			R/W	Number of Bits Manipulated Simultaneously		ed	After Reset	Reference page	
		7	6	5	4	3	2	1	0		1	8	16		ш
FFE2H, FFE3H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FFE4H	MK0	<adm K></adm 	<tmm K010></tmm 	<tmm K000></tmm 	<tmm KH1></tmm 	<pmk 1></pmk 	<pmk 0></pmk 	<lvi MK></lvi 	1	R/W	\checkmark	\checkmark	-	FFH	225
FFE5H	MK1	1	<stmk 6></stmk 	<srm K6></srm 	<sre MK6></sre 	<tmm K80></tmm 	<pmk 3></pmk 	<pmk 2></pmk 	1		\checkmark	\checkmark	Ι	FFH	225
FFE6H to FFEBH	-	I	-	_	-	_	-	-	-	-	_	I	I	_	
FFECH	INTM0	ES21	ES20	ES11	ES10	ES01	ES00	0	0	R/W	-	\checkmark	I	00H	226
FFEDH	INTM1	0	0	0	0	0	0	ES31	ES30		-	\checkmark	-	00H	227
FFEEH to FFF2H	1	1	1	1	1	-	-	-	-	1		1	-	-	-
FFF3H	PPCC	0	0	0	0	0	0	PPCC1	PPCC0	R/W	\checkmark	\checkmark	I	02H	74
FFF4H	OSTS	0	0	0	0	0	0	OSTS1	OSTS0		-	\checkmark	-	Undefined Note	76, 235
FFF5H to FFFAH	-	-	-	-	-	-	-	_	-	-	-	_	-	_	_
FFFBH	PCC	0	0	0	0	0	0	PCC1	0	R/W		\checkmark	-	02H	74
FFFCH to FFFFH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Table 3-3. Special Function Registers (4/4)

Note The oscillation stabilization time that elapses after release of reset is selected by the option byte. For details, refer to **CHAPTER 17 OPTION BYTE**.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

<R>

3.3 Instruction Address Addressing

An instruction address is determined by the program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination address information is set to the PC to branch by the following addressing (for details of each instruction, refer to **78K/0S** Series Instructions User's Manual (U11047E)).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) to branch. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes the sign bit. In other words, the range of branch in relative addressing is between -128 and +127 of the start address of the following instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, α indicates that all bits are "0". When S = 1, α indicates that all bits are "1".


3.3.2 Immediate addressing

[Function]

Immediate data in the instruction word is transferred to the program counter (PC) to branch. This function is carried out when the CALL !addr16 and BR !addr16 instructions are executed. CALL !addr16 and BR !addr16 instructions can be used to branch to all the memory spaces.

[Illustration]

In case of CALL !addr16 and BR !addr16 instructions




3.3.3 Table indirect addressing

[Function]

The table contents (branch destination address) of the particular location to be addressed by the immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) to branch.

Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can be used to branch to all the memory spaces according to the address stored in the memory table 40H to 7FH.




3.3.4 Register addressing

[Function]

The register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) to branch.

This function is carried out when the BR AX instruction is executed.



3.4 Operand Address Addressing

The following methods (addressing) are available to specify the register and memory to undergo manipulation during instruction execution.

3.4.1 Direct addressing

[Function]


The memory indicated by immediate data in an instruction word is directly addressed.


[Operand format]

Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE80H; When setting !addr16 to FE80H





3.4.2 Short direct addressing

[Function]

<R>

<R>

<R>

The memory to be manipulated in the fixed space is directly addressed with the 8-bit data in an instruction word. The fixed space where this addressing is applied is the 160-byte space FE80H to FF1FH (FE80H to FEFFH (internal high-speed RAM) + FF00H to FF1FH (special function registers)) for the μ PD78F9221, or the 256-byte space FE20H to FF1FH (FE20H to FEFFH (internal high-speed RAM) + FF00H to FF1FH (special function registers)) for the μ PD78F9222 and 78F9224.

The SFR area where short direct addressing is applied (FF00H to FF1FH) is a part of the total SFR area. In this area, ports which are frequently accessed in a program and a compare register of the timer counter are mapped, and these SFRs can be manipulated with a small number of bytes and clocks.

When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is cleared to 0. When it is at 00H to 1FH, bit 8 is set to 1. See [Illustration] below.


[Operand format]

Identifier		Description
saddr	μPD78F9221: μPD78F9222, 78F9224:	Label or FE80H to FF1FH immediate data Label or FE20H to FF1FH immediate data
saddrp	μPD78F9221: μPD78F9222, 78F9224:	Label or FE80H to FF1FH immediate data (even address only) Label or FE20H to FF1FH immediate data (even address only)


[Description example]

EQU DATA1 0FE90H ; DATA1 shows FE90H of a saddr area,

MOV FE90H, #50H ; When setting saddr to FE90H and the immediate data to 50H



[Illustration]



When 8-bit immediate data is 20H to FFH, α = 0. When 8-bit immediate data is 00H to 1FH, α = 1.

3.4.3 Special function register (SFR) addressing

[Function]

A memory-mapped special function register (SFR) is addressed with the 8-bit immediate data in an instruction word.


This addressing is applied to the 256-byte space FF00H to FFFFH. However, SFRs mapped at FF00H to FF1FH are accessed with short direct addressing.


[Operand format]

Identifier	Description				
sfr	Special function register name				

[Description example]

MOV PM0, A; When selecting PM0 for sfr





3.4.4 Register addressing

[Function]

A general-purpose register is accessed as an operand.

The general-purpose register to be accessed is specified with the register specify code and functional name in the instruction code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the instruction code.


[Operand format]

Identifier	Description					
r	X, A, C, B, E, D, L, H					
rp	AX, BC, DE, HL					


'r' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; When selecting the C register for r



INCW DE; When selecting the DE register pair for rp



3.4.5 Register indirect addressing

[Function]


The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register pair specify code in the instruction code. This addressing can be carried out for all the memory spaces.


[Operand format]



[Description example]

MOV A, [DE]; When selecting register pair [DE]





3.4.6 Based addressing

[Function]


8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
_	[HL+byte]

[Description example]

MOV A, [HL+10H]; When setting byte to 10H



3.4.7 Stack addressing

[Function]


The stack area is indirectly addressed with the stack pointer (SP) contents.


This addressing method is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon interrupt request generation.

Stack addressing can be used to access the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE






CHAPTER 4 PORT FUNCTIONS

4.1 Functions of Ports

The 78K0S/KA1+ has the ports shown in Figure 4-1, which can be used for various control operations. Table 4-1 shows the functions of each port.

In addition to digital I/O port functions, each of these ports has an alternate function. For details, refer to CHAPTER 2 PIN FUNCTIONS.





Pin Name	I/O		Function	After Reset	Alternate- Function Pin
P20 to P23	I/O		output mode in 1-bit units. r can be connected by setting software.	Input	ANI0 to ANI3
P30	I/O	Port 3	Can be set to input or output mode in 1-	Input	TI000/INTP0
P31			bit units. On-chip pull-up resistor can be connected by setting software.		TI010/TO00/ INTP2
P34 ^{Note}	Input		Input only	Input	RESET
P40	I/O	Port 4.	•	Input	_
P41		6-bit I/O port.	output mode in 1-bit units.		INTP3
P42			r can be connected setting software.		TOH1
P43			-		TxD6/INTP1
P44					RxD6
P45					_
P121 ^{Note}	I/O	Port 12.		Input	X1 ^{Note}
P122 ^{Note}		3-bit I/O port.	outout mode in 1 hit units		X2 ^{Note}
P123			output mode in 1-bit units. r can be connected only to P123 by		-
P130	Output	Port 13. 1-bit output-only port.		Output	-

Table	4 4	Dort	Eunotiona
I able 4	4-1.	Port	Functions

Note For the setting method for pin functions, see CHAPTER 17 OPTION BYTE.

Caution The P121/X1 and P122/X2 pins are pulled down during reset.

- **Remarks 1.** P121 and P122 can be allocated when the high-speed internal oscillation is selected as the system clock.
 - 2. P122 can be allocated when an external clock is selected as the system clock.

4.2 Port Configuration

Ports consist of the following hardware units.

Item	Configuration
Control registers	Port mode registers (PM2, PM3, PM4, PM12) Port registers (P2, P3, P4, P12, P13) Port mode control register 2 (PMC2) Pull-up resistor option registers (PU2, PU3, PU4, PU12)
Ports	Total: 17 (CMOS I/O: 15, CMOS input: 1, CMOS output: 1)
Pull-up resistor	Total: 13

Table 4-2. Configuration of Ports

4.2.1 Port 2


Port 2 is a 4-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 2 (PM2). When the P20 to P23 pins are used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 2 (PU2).

This port is also used as the analog input pins of the internal A/D converter.

Reset signal generation sets port 2 to the input mode.

Figure 4-2 shows the block diagram of port 2.





- P2: Port register 2
- PU2: Pull-up resistor option register 2
- PM2: Port mode register 2
- PMC2: Port mode control register 2
- RD: Read signal
- WR××: Write signal

4.2.2 Port 3

Pins P30 and P31 constitute a 2-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 3 (PM3). When the P30 to P31 pins are used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 3 (PU3). This port is also used for both timer I/O and external interrupt request input pin functions.

Reset signal generation sets port 3 to the input mode.

P34 is a 1-bit input-only port. This pin is also used as a RESET pin, and when the power is turned on, this is the reset function. For the setting method for pin functions, see **CHAPTER 17 OPTION BYTE**.

When P34 is used as an input port pin, connect the pull-up resistor.

Figures 4-3 to 4-5 show the block diagrams of port 3.





Figure 4-3. Block Diagram of P30


- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

Figure 4-4. Block Diagram of P31



- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

Figure 4-5. Block Diagram of P34



- RD: Read signal
- Caution Because the P34 pin functions alternately as the RESET pin, if it is used as an input port pin, the function to input an external reset signal to the RESET pin cannot be used. The function of the port is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE. Also, since the option byte is referenced after the reset release, if low level is input to the RESET pin before the referencing, then the reset state is not released. When it is used as an input port pin, connect the pull-up resistor.

4.2.3 Port 4


Port 4 is a 6-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 4 (PM4). When the P40 to P45 pins are used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 4 (PU4).

Alternate functions include external interrupt request input, serial interface data I/O, and timer output.

Reset signal generation sets port 4 to the input mode.

Figures 4-6 to 4-9 show the block diagrams of port 4.





- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR xx: Write signal






Figure 4-7. Block Diagram of P41 and P44


- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal

Figure 4-8. Block Diagram of P42



- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal





- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal

4.2.4 Port 12

Port 12 is a 3-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 12 (PM12). When the P123 pin is used as an input port, an on-chip pull-up resistor can be connected by using pull-up resistor option register 12 (PU12).

The P121 and P122 pins are also used as the X1 and X2 pins of the system clock oscillator. The functions of the P121 and P122 pins differ, therefore, depending on the selected system clock oscillator. The following three system clock oscillators can be used.

(1) High-speed internal oscillator

The P121 and P122 pins can be used as I/O port pins.

(2) Crystal/ceramic oscillator


The P121 and P122 pins cannot be used as I/O port pins because they are used as the X1 and X2 pins.

(3) External clock input

The P121 pin is used as the X1 pin to input an external clock, and therefore it cannot be used as an I/O port pin. The P122 pin can be used as an I/O port pin.

The system clock oscillation is selected by the option byte. For details, refer to **CHAPTER 17 OPTION BYTE**. Reset signal generation sets port 12 to the input mode.

Figures 4-10 and 4-11 show the block diagrams of port 12.






P12: Port register 12

- PM12: Port mode register 12
- RD: Read signal
- WR x: Write signal

Figure 4-11. Block Diagram of P123



- P12: Port register 12
- PU12: Pull-up resistor option register 12
- PM12: Port mode register 12
- RD: Read signal
- WR xx: Write signal

4.2.5 Port 13

This is a 1-bit output-only port.

Figure 4-12 shows the block diagram of port 13.




Figure 4-12. Block Diagram of P130

- P13: Port register 13
- RD: Read signal

WR××: Write signal

Remark When a reset is input, P130 outputs a low level. If P130 outputs a high level immediately after reset is released, the output signal of P130 can be used as a dummy CPU reset signal.

4.3 Registers Controlling Port Functions

The ports are controlled by the following four types of registers.

- Port mode registers (PM2, PM3, PM4, PM12)
- Port registers (P2, P3, P4, P12, P13)
- Port mode control register 2 (PMC2)
- Pull-up resistor option registers (PU2, PU3, PU4, PU12)

(1) Port mode registers (PM2, PM3, PM4, PM12)

These registers are used to set the corresponding port to the input or output mode in 1-bit units. Each port mode register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

When a port pin is used as an alternate-function pin, set its port mode register and output latch as shown in Table 4-3.

Caution Because P30, P31, and P43 are also used as external interrupt pins, the corresponding interrupt request flag is set if each of these pins is set to the output mode and its output level is changed. To use the port pin in the output mode, therefore, set the corresponding interrupt mask flag to 1 in advance.

Figure 4-13. Format of Port Mode Register

Address:	Address: FF22H After reset: FFH R/W							
Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20
Address:	FF23H After	reset: FFH R/	W					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	1	1	PM31	PM30
Address:	FF24H After	reset: FFH R/	W					
Symbol	7	6	5	4	3	2	1	0
PM4	1	1	PM45	PM44	PM43	PM42	PM41	PM40
Address:	FF2CH After	reset: FFH R	/W					
Symbol	7	6	5	4	3	2	1	0
PM12	1	1	1	1	PM123	PM122	PM121	1
	PMmn	Selection of I/O mode of Pmn pin (m = 2, 3, 4, or 12; n = 0 to 5)						

PMmn	Selection of I/O mode of Pmn pin (m = 2, 3, 4, or 12; n = 0 to 5)					
0	Output mode (output buffer ON)					
1	Input mode (output buffer OFF)					

(2) Port registers (P2, P3, P4, P12, P13)

These registers are used to write data to be output from the corresponding port pin to an external device connected to the chip.

When a port register is read, the pin level is read in the input mode, and the value of the output latch of the port is read in the output mode.

P20 to P23, P30, P31, P34, P40 to P45, P121 to P123, and P130 are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

Figure 4-14. Format of Port Register

Address:	Address: FF02H After reset: 00H (Output latch) R/W							
Symbol	7	6	5	4	3	2	1	0
P2	0	0	0	0	P23	P22	P21	P20
Address:	Address: FF03H After reset: 00H ^{Note} (Output latch) R/W ^{Note}							
Symbol	7	6	5	4	3	2	1	0
P3	0	0	0	P34	0	0	P31	P30
								<u> </u>
Address:	FF04H After	reset: 00H (Ou	tput latch) R/W	V				
Symbol	7	6	5	4	3	2	1	0
P4	0	0	P45	P44	P43	P42	P41	P40
	-							
Address:	FF0CH After	reset: 00H (Ou	tput latch) R/	W				
Symbol	7	6	5	4	3	2	1	0
P12	0	0	0	0	P123	P122	P121	0
Address:	FF0DH After	reset: 00H (Ou	tput latch) R/	W				
Symbol	7	6	5	4	3	2	1	0
P13	0	0	0	0	0	0	0	P130

Pmn	m = 2, 3, 4, 12, or 13; n = 0 to 5					
	Controls of output data (in output mode)	Input data read (in input mode)				
0	Output 0	Input low level				
1	Output 1	Input high level				

Note Because P34 is read-only, its reset value is undefined.

(3) Port mode control register 2 (PMC2)

This register specifies the port mode or A/D converter mode.

Each bit of the PMC2 register corresponds to each pin of port 2 and can be specified in 1-bit units.

PMC2 is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PMC2 to 00H.

Figure 4-15. Format of Port Mode Control Register 2

Address:	FF84H After	reset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20

PMC2n	Specification of operation mode $(n = 0 \text{ to } 3)$
0	Port mode
1	A/D converter mode

Caution When PMC20 to PMC23 are set to 1, the P20/ANI0 to P23/ANI3 pins cannot be used as port pins. Be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.

Table 4-3. Setting of Port Mode Register, Port Register (Output Latch), and Port Mode Control Register When Alternate Function Is Used

Port Name	Alternate-Function Pi	PM××	P××	PMC2n	
	Name	I/O			(n = 0 to 3)
P20 to P23	ANI0 to ANI3	Input	1	×	1
P30	TI000	Input	1	×	-
	INTP0	Input	1	×	_
P31	ТО00	Output	0	0	_
	TI010	Input	1	×	_
	INTP2	Input	1	×	_
P41	INTP3	Input	1	×	_
P42	TOH1	Output	0	0	_
P43	TxD6	Output	0	1	_
	INTP1	Input	1	×	-
P44	RxD6	Input	1	×	-

Remark ×: don't care

PM >>: Port mode register, P >>: Port register (output latch of port)

PMC2×: Port mode control register

(4) Pull-up resistor option registers (PU2, PU3, PU4, PU12)

These registers are used to specify whether an on-chip pull-up resistor is connected to P20 to P23, P30, P31, P40 to P45, and P123. By setting PU2, PU3, PU4, or PU12, an on-chip pull-up resistor can be connected to the port pin corresponding to the bit of PU2, PU3, PU4, or PU12. PU3, PU4, and PU12 are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation set these registers to 00H.

Connects on-chip pull-up resistor

Figure 4-16. Format of Pull-up Resistor Option Register

Audress.			vv					
Symbol	7	6	5	4	3	2	1	0
PU2	0	0	0	0	PU23	PU22	PU21	PU20
Address:	Address: FF33H After reset: 00H R/W							
Symbol	7	6	5	4	3	2	1	0
PU3	0	0	0	0	0	0	PU31	PU30
Address:	FF34H After	r reset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
PU4	0	0	PU45	PU44	PU43	PU42	PU41	PU40
Address:	FF3CH Afte	r reset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
PU12	0	0	0	0	PU123	0	0	0
	PUmn	Selectio	on of connectio	n of on-chip pu	III-up resistor of	f Pmn (m = 2, 3	3, 4, or 12; n =	0 to 5)
	0	Does not conne	Does not connect on-chip pull-up resistor					

Address: FF32H After reset: 00H R/W

1

4.4 Operation of Port Function

The operation of a port differs, as follows, depending on the setting of the I/O mode.

Caution Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. Therefore, the contents of the output latch of a pin in the input mode, even if it is not subject to manipulation by the instruction, are undefined in a port with a mixture of inputs and outputs.

4.4.1 Writing to I/O port

(1) In output mode

The data can be written to the output latch by a transfer instruction. In addition, the data of the output latch are output from the pin. Once data is written to the output latch, it is retained until new data is written to the output latch.

When a reset signal is generated, cleans the data in the output latch.

(2) In input mode

The data can be written to the output latch by a transfer instruction. Because the output buffer is off, however, the pin status remains unchanged.

Once data is written to the output latch, it is retained until new data is written to the output latch. When a reset signal is generated, cleans the data in the output latch.

4.4.2 Reading from I/O port

(1) In output mode

The data of the output latch can be read by a transfer instruction. The data of the output latch remain unchanged.

(2) In input mode

The pin status can be read by a transfer instruction. The contents of the output latch remain unchanged.

4.4.3 Operations on I/O port

(1) In output mode

An operation is performed on the data of the output latch. The result is written to the output latch. The data of the output latch are output from the pin.

Once data is written to the output latch, it is retained until new data is written to the output latch. When a reset signal is generated, cleans the data in the output latch.

(2) In input mode

The pin level is read and an operation is performed on its data. The operation result is written to the output latch. However, the pin status remains unchanged because the output buffer is off. When a reset signal is generated, cleans the data in the output latch.

CHAPTER 5 CLOCK GENERATORS

5.1 Functions of Clock Generators

The clock generators include a circuit that generates a clock (system clock) to be supplied to the CPU and peripheral hardware, and a circuit that generates a clock (interval time generation clock) to be supplied to the watchdog timer and 8-bit timer H1 (TMH1).

5.1.1 System clock oscillators

The following three types of system clock oscillators are used.

• High-speed internal oscillator

This circuit internally oscillates a clock of 8 MHz (TYP.). Its oscillation can be stopped by execution of the STOP instruction.

If the high-speed internal oscillator is selected to supply the system clock, the X1 and X2 pins can be used as I/O port pins.

Crystal/ceramic oscillator

This circuit oscillates a clock with a crystal/ceramic oscillator connected across the X1 and X2 pins. It can oscillate a clock of 2 to 10 MHz. Oscillation of this circuit can be stopped by execution of the STOP instruction.

• External clock input circuit

This circuit supplies a clock from an external IC to the X1 pin. A clock of 2 to 10 MHz can be supplied. Internal clock supply can be stopped by execution of the STOP instruction.

If the external clock input is selected as the system clock, the X2 pin can be used as an I/O port pin.

The system clock source is selected by using the option byte. For details, refer to **CHAPTER 17 OPTION BYTE**. When using the X1 and X2 pins as I/O port pins, refer to **CHAPTER 4 PORT FUNCTIONS** for details.

5.1.2 Clock oscillator for interval time generation

The following circuit is used as a clock oscillator for interval time generation.

• Low-speed internal oscillator

This circuit oscillates a clock of 240 kHz (TYP.). Its oscillation can be stopped by using the low-speed internal oscillation mode register (LSRCM) when it is specified by the option byte that its oscillation can be stopped by software.

5.2 Configuration of Clock Generators

The clock generators consist of the following hardware.

ltem	Configuration
Control registers	Processor clock control register (PCC) Preprocessor clock control register (PPCC) Low-speed internal oscillation mode register (LSRCM) Oscillation stabilization time select register (OSTS)
Oscillators	Crystal/ceramic oscillator High-speed internal oscillator External clock input circuit Low-speed internal oscillator

Table 5-1. Configuration of Clock Generators




Figure 5-1. Block Diagram of Clock Generators

Note Select the high-speed internal oscillator, crystal/ceramic oscillator, or external clock input circuit as the system clock source by using the option byte.

5.3 Registers Controlling Clock Generators

The clock generators are controlled by the following four registers.

- Processor clock control register (PCC)
- Preprocessor clock control register (PPCC)
- Low-speed internal oscillation mode register (LSRCM)
- Oscillation stabilization time select register (OSTS)

(1) Processor clock control register (PCC) and preprocessor clock control register (PPCC)

These registers are used to specify the division ratio of the system clock. PCC and PPCC are set by using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets PCC and PPCC to 02H.

Figure 5-2. Format of Processor Clock Control Register (PCC)

Address: FFFBH After reset: 02H R/W

Symbol	7	6	5	4	3	2	1	0
PCC	0	0	0	0	0	0	PCC1	0

Figure 5-3. Format of Preprocessor Clock Control Register (PPCC)

Address: FFF3H After reset: 02H R/W

Symbol	7	6	5	4	3	2	1	0
PPCC	0	0	0	0	0	0	PPCC1	PPCC0

PPCC1	PPCC0	PCC1	Selection of CPU clock (fcPu)
0	0	0	fx
0	1	0	fx/2 ^{Note 1}
0	0	1	fx/2 ²
1	0	0	fx/2 ² Note 2
0	1	1	fx/2 ^{3 Note 1}
1	0	1	fx/2 ⁴ Note 2
0	Other than above		Setting prohibited

Notes 1. If PPCC = 01H, the clock (fxp) supplied to the peripheral hardware is fx/2.

2. If PPCC = 02H, the clock (fxp) supplied to the peripheral hardware is $fx/2^2$.

The fastest instruction of the 78K0S/KA1+ is executed in two CPU clocks. Therefore, the relationship between the CPU clock (fcpu) and the minimum instruction execution time is as shown in Table 5-2.

CPU Clock (fcpu) Note	Minimum Instruction Execution Time: 2/fcPU							
	High-speed internal oscillation clock (at 8.0 MHz (TYP.))	Crystal/ceramic oscillation clock or external clock input (at 10.0 MHz)						
fx	0.25 μs	0.2 <i>μ</i> s						
fx/2	0.5 <i>μ</i> s	0.4 <i>µ</i> s						
fx/2 ²	1.0 <i>μ</i> s	0.8 <i>µ</i> s						
fx/2 ³	2.0 <i>μ</i> s	1.6 <i>µ</i> s						
fx/2 ⁴	4.0 <i>μ</i> s	3.2 <i>μ</i> s						

Table 5-2. Relationship Between CPU Clock and Minimum Instruction Execution Time

Note The CPU clock (high-speed internal oscillation clock, crystal/ceramic oscillation clock, or external clock input) is selected by the option byte.

(2) Low-speed internal oscillation mode register (LSRCM)

This register is used to select the operation mode of the low-speed internal oscillator (240 kHz (TYP.)). This register is valid when it is specified by the option byte that the low-speed internal oscillator can be stopped by software. If it is specified by the option byte that the low-speed internal oscillator cannot be stopped by software, setting of this register is invalid, and the low-speed internal oscillator continues oscillating. In addition, the source clock of WDT is fixed to the low-speed internal oscillator. For details, refer to CHAPTER 9 WATCHDOG TIMER.

LSRCM can be set by using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets LSRCM to 00H.

Figure 5-4. Format of Low-Speed internal oscillation Mode Register (LSRCM)

Address: FF58H After reset: 00H R/W

LS

Symbol	7	6	5	4	3	2	1	<0>
SRCM	0	0	0	0	0	0	0	LSRSTOP

LSRSTOP	Oscillation/stop of low-speed internal oscillator
0	Low-speed internal oscillates
1	Low-speed internal oscillator stops

(3) Oscillation stabilization time select register (OSTS)

This register is used to select oscillation stabilization time of the clock supplied from the oscillator when the STOP mode is released. The wait time set by OSTS is valid only when the crystal/ceramic oscillation clock is selected as the system clock and after the STOP mode is released. If the high-speed internal oscillator or external clock input is selected as the system clock source, no wait time elapses.

The system clock oscillator and the oscillation stabilization time that elapses after power application or release of reset are selected by the option byte. For details, refer to **CHAPTER 17 OPTION BYTE**. OSTS is set by using an 8-bit memory manipulation instruction.


Figure 5-5. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFF4H After reset: Undefined R/W

0	1	2	3	4	5	6	7	Symbol
S1 OSTS0	OSTS1	0	0	0	0	0	0	OSTS

OSTS1	OSTS0	Selection of oscillation stabilization time
0	0	2 ¹⁰ /fx (102.4 μs)
0	1	2 ¹² /fx (409.6 μs)
1	0	2 ¹⁵ /fx (3.27 ms)
1	1	2 ¹⁷ /fx (13.1 ms)

- Cautions 1. To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS
 - 2. The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.



3. The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.

Remarks 1. (): fx = 10 MHz

2. Determine the oscillation stabilization time of the resonator by checking the characteristics of the resonator to be used.

5.4 System Clock Oscillators

The following three types of system clock oscillators are available.

- High-speed internal oscillator: Internally oscillates a clock of 8 MHz (TYP.).
- Crystal/ceramic oscillator: Oscillates a clock of 2 to 10 MHz.
- External clock input circuit: Supplies a clock of 2 to 10 MHz to the X1 pin.

5.4.1 High-speed internal oscillator

The 78K0S/KA1+ includes a high-speed internal oscillator (8 MHz (TYP.)).

If the high-speed internal oscillation is selected by the option byte as the clock source, the X1 and X2 pins can be used as I/O port pins.

For details of the option byte, refer to CHAPTER 17 OPTION BYTE. For details of I/O ports, refer to CHAPTER 4 PORT FUNCTIONS.


5.4.2 Crystal/ceramic oscillator


The crystal/ceramic oscillator oscillates using a crystal or ceramic resonator connected between the X1 and X2 pins.

If the crystal/ceramic oscillator is selected by the option byte as the system clock source, the X1 and X2 pins are used as crystal or ceramic resonator connection pins.

For details of the option byte, refer to CHAPTER 17 OPTION BYTE. For details of I/O ports, refer to CHAPTER 4 PORT FUNCTIONS.

Figure 5-6 shows the external circuit of the crystal/ceramic oscillator.







Caution When using the crystal/ceramic oscillator, wire as follows in the area enclosed by the broken lines in Figure 5-6 to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


Figure 5-7 shows examples of incorrect resonator connection.



(a) Too long wiring of connected circuit



(c) Wiring near high fluctuating current



(d) Current flowing through ground line of oscillator (Potential at points A, B, and C fluctuates.)

 $\frac{1}{1}$






Figure 5-7. Examples of Incorrect Resonator Connection (2/2)





5.4.3 External clock input circuit

This circuit supplies a clock from an external IC to the X1 pin.

If external clock input is selected by the option byte as the system clock source, the X2 pin can be used as an I/O port pin.

For details of the option byte, refer to **CHAPTER 17 OPTION BYTE**. For details of I/O ports, refer to **CHAPTER 4 PORT FUNCTIONS**.

5.4.4 Prescaler

The prescaler divides the clock (fx) output by the system clock oscillator to generate a clock (fx_P) to be supplied to the peripheral hardware. It also divides the clock to peripheral hardware (fx_P) to generate a clock to be supplied to the CPU.

Remark The clock output by the oscillator selected by the option byte (high-speed internal oscillator, crystal/ceramic oscillator, or external clock input circuit) is divided. For details of the option byte, refer to **CHAPTER 17 OPTION BYTE**.

5.5 Operation of CPU Clock Generator

A clock (fcPu) is supplied to the CPU from the system clock (fx) oscillated by one of the following three types of oscillators.

- High-speed internal oscillator: Internally oscillates a clock of 8 MHz (TYP.).
- Crystal/ceramic oscillator: Oscillates a clock of 2 to 10 MHz.
- External clock input circuit: Supplies a clock of 2 to 10 MHz to X1 pin.

The system clock oscillator is selected by the option byte. For details of the option byte, refer to CHAPTER 17 OPTION BYTE.

(1) High-speed internal oscillator

When the high-speed internal oscillation is selected by the option byte, the following is possible.

· Shortening of start time

If the high-speed internal oscillator is selected as the oscillator, the CPU can be started without having to wait for the oscillation stabilization time of the system clock. Therefore, the start time can be shortened.

· Improvement of expandability

If the high-speed internal oscillator is selected as the oscillator, the X1 and X2 pins can be used as I/O port pins. For details, refer to **CHAPTER 4 PORT FUNCTIONS**.

Figures 5-8 and 5-9 show the timing chart and status transition diagram of the default start by the high-speed internal oscillation.

Remark When the high-speed internal oscillation is used, the clock accuracy is $\pm 5\%$.




Figure 5-8. Timing Chart of Default Start by High-Speed Internal Oscillation

Note Operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

- (a) The internal reset signal is generated by the power-on-clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) The option byte is referenced and the system clock is selected. Then the high-speed internal oscillation clock operates as the system clock.




Figure 5-9. Status Transition of Default Start by High-Speed internal oscillation

 Remark
 PCC:
 Processor clock control register

 PPCC:
 Preprocessor clock control register

(2) Crystal/ceramic oscillator

If crystal/ceramic oscillation is selected by the option byte, a clock frequency of 2 to 10 MHz can be selected and the accuracy of processing is improved because the frequency deviation is small, as compared with high-speed internal oscillation (8 MHz (TYP.)).

Figures 5-10 and 5-11 show the timing chart and status transition diagram of default start by the crystal/ceramic oscillator.





Figure 5-10. Timing Chart of Default Start by Crystal/Ceramic Oscillator

- Notes 1. Operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).
 - The clock oscillation stabilization time for default start is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE. The oscillation stabilization time that elapses after the STOP mode is released is selected by the oscillation stabilization time select register (OSTS).
- (a) The internal reset signal is generated by the power-on-clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) After high-speed internal oscillation clock is generated, the option byte is referenced and the system clock is selected. In this case, the crystal/ceramic oscillator clock is selected as the system clock.
- (c) If the system clock is the crystal/ceramic oscillator clock, it starts operating as the CPU clock after clock oscillation is stabilized. The wait time is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.





Remark PCC: Processor clock control register PPCC: Preprocessor clock control register

(3) External clock input circuit

If external clock input is selected by the option byte, the following is possible.

• High-speed operation

The accuracy of processing is improved as compared with high-speed internal oscillation (8 MHz (TYP.)) because an oscillation frequency of 2 to 10 MHz can be selected and an external clock with a small frequency deviation can be supplied.

Improvement of expandability
 If the external clock input circuit is selected as the oscillator, the X2 pin can be used as an I/O port pin. For details, refer to CHAPTER 4 PORT FUNCTIONS.

Figures 5-12 and 5-13 show the timing chart and status transition diagram of default start by external clock input.






Figure 5-12. Timing of Default Start by External Clock Input



- (a) The internal reset signal is generated by the power-on-clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) The option byte is referenced and the system clock is selected. Then the external clock operates as the system clock.







5.6 Operation of Clock Generator Supplying Clock to Peripheral Hardware

The following two types of clocks are supplied to the peripheral hardware.

- Clock to peripheral hardware (fxp)
- Low-speed internal oscillation clock (fRL)

(1) Clock to peripheral hardware

The clock to the peripheral hardware is supplied by dividing the system clock (fx). The division ratio is selected by the pre-processor clock control register (PPCC).

Three types of frequencies are selectable: "fx", "fx/2", and "fx/2²". Table 5-3 lists the clocks supplied to the peripheral hardware.

PPCC1	PPCC0	Selection of clock to peripheral hardware (fxp)
0	0	fx
0	1	fx/2
1	0	fx/2 ²
1	1	Setting prohibited

Table 5-3. Clocks to Peripheral Hardware

(2) Low-speed internal oscillation clock

The low-speed internal oscillator of the clock oscillator for interval time generation is always started after release of reset, and oscillates at 240 kHz (TYP.).


It can be specified by the option byte whether the low-speed internal oscillator can or cannot be stopped by software. If it is specified that the low-speed internal oscillator can be stopped by software, oscillation can be started or stopped by using the low-speed internal oscillation mode register (LSRCM). If it is specified that it cannot be stopped by software, the clock source of WDT is fixed to the low-speed internal oscillation clock (fRL).


The low-speed internal oscillator is independent of the CPU clock. If it is used as the source clock of WDT, therefore, a hang-up can be detected even if the CPU clock is stopped. If the low-speed internal oscillator is used as a count clock source of 8-bit timer H1, 8-bit timer H1 can operate even in the standby status.

Table 5-4 shows the operation status of the low-speed internal oscillator when it is selected as the source clock of WDT and the count clock of 8-bit timer H1. Figure 5-14 shows the status transition of the low-speed internal oscillator.

Option Byte	Setting	CPU Status	WDT Status	TMH1 Status		
Can be stopped by	LSRSTOP = 1	Operation mode	Stopped	Stopped		
software	LSRSTOP = 0		Operates	Operates		
	LSRSTOP = 1	Standby	Stopped	Stopped		
	LSRSTOP = 0		Stopped	Operates		
Cannot be stopped		Operation mode	Operates			
		Standby				

Table 5-4. Operation Status of Low-Speed Internal Oscillator





Note The clock source of the watchdog timer (WDT) is selected from fx or f_{RL}, or it may be stopped. For details, refer to **CHAPTER 9 WATCHDOG TIMER**.

CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00

6.1 Functions of 16-bit Timer/Event Counter 00

16-bit timer/event counter 00 has the following functions.

(1) Interval timer

16-bit timer/event counter 00 generates interrupt requests at the preset time interval.

• Number of counts: 2 to 65536

(2) External event counter

16-bit timer/event counter 00 can measure the number of pulses with a high-/low-level width of valid level pulse width or more of a signal input externally.

• Valid level pulse width: 2/fxp or more

(3) Pulse width measurement

16-bit timer/event counter 00 can measure the pulse width of an externally input signal.

• Valid level pulse width: 2/fxp or more

(4) Square-wave output

16-bit timer/event counter 00 can output a square wave with any selected frequency.

• Cycle: (2 to 65536) × 2 × count clock cycle

(5) PPG output

16-bit timer/event counter 00 can output a square wave that have arbitrary cycle and pulse width.

• 1 < Pulse width < Cycle \leq 65536

(6) One-shot pulse output

16-bit timer/event counter 00 can output a one-shot pulse for which output pulse width can be set to any desired value.


6.2 Configuration of 16-bit Timer/Event Counter 00


16-bit timer/event counter 00 consists of the following hardware.

Table 6-1. Configuration of 16-bit Timer/Event Counter 00

Item	Configuration
Timer counter	16-bit timer counter 00 (TM00)
Register	16-bit timer capture/compare registers 000, 010 (CR000, CR010)
Timer input	TI000, TI010
Timer output	TO00, output controller
Control registers	16-bit timer mode control register 00 (TMC00) Capture/compare control register 00 (CRC00) 16-bit timer output control register 00 (TOC00) Prescaler mode register 00 (PRM00) Port mode register 3 (PM3) Port register 3 (P3)

Figures 6-1 shows a block diagram of these counters.





(1) 16-bit timer counter 00 (TM00)

TM00 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the count clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read.

Figure 6-2. Format of 16-bit Timer Counter 00 (TM00)

Address:	FF12	H, FF	13H	After	reset	0000)H F	3								
Symbol				FF	IЗН							FF1	2H			
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
TM00																

The count value is reset to 0000H in the following cases.

- <1> A reset signal is generated.
- <2> If TMC003 and TMC002 are cleared
- <3> If the valid edge of TI000 is input in the clear & start mode entered by inputting the valid edge of TI000
- <4> If TM00 and CR000 match in the clear & start mode entered on a match between TM00 and CR000
- <5> If OSPT00 is set to 1 in the one-shot pulse output mode

Cautions 1. Even if TM00 is read, the value is not captured by CR010.

2. When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.

(2) 16-bit timer capture/compare register 000 (CR000)

CR000 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC000) of capture/compare control register 00 (CRC00).

CR000 is set by 16-bit memory manipulation instruction. A reset signal generation clears CR000 to 0000H.



Address: FF14H, FF15H After reset: 0000H R/W

Symbol		FF15H								FF14H						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CR000																

• When CR000 is used as a compare register

The value set in CR000 is constantly compared with the 16-bit timer/counter 00 (TM00) count value, and an interrupt request (INTTM000) is generated if they match. It can also be used as the register that holds the interval time then TM00 is set to interval timer operation.

• When CR000 is used as a capture register

It is possible to select the valid edge of the TI000 pin or the TI010 pin as the capture trigger. Setting of the TI000 or TI010 valid edge is performed by means of prescaler mode register 00 (PRM00) (refer to **Table 6-2**).

Table 6-2. CR000 Capture Trigger and Valid Edges of TI000 and TI010 Pins

CR000 Capture Trigger	TI000 Pin Valid Edge						
		ES010	ES000				
Falling edge	Rising edge	0	1				
Rising edge	Falling edge	0	0				
No capture operation	Both rising and falling edges	1	1				

(1) TI000 pin valid edge selected as capture trigger (CRC001 = 1, CRC000 = 1)

(2) TI010 pin valid edge selected as capture trigger (CRC001 = 0, CRC000 = 1)

CR000 Capture Trigger	TI010 Pin Valid Edge					
		ES110	ES100			
Falling edge	Falling edge	0	0			
Rising edge	Rising edge	0	1			
Both rising and falling edges	Both rising and falling edges	1	1			

Remarks 1. Setting ES010, ES000 = 1, 0 and ES110, ES100 = 1, 0 is prohibited.

2. ES010, ES000:	Bits 5 and 4 of prescaler mode register 00 (PRM00)
ES110, ES100:	Bits 7 and 6 of prescaler mode register 00 (PRM00)
CRC001, CRC000:	Bits 1 and 0 of capture/compare control register 00 (CRC00)

- Cautions 1. Set CR000 to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter. However, in the free-running mode and in the clear & start mode using the valid edge of TI000 pin, if CR000 is set to 0000H, an interrupt request (INTTM000) is generated when CR000 changes from 0000H to 0001H following overflow (FFFFH).
 - 2. If the new value of CR000 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR000 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR000 is changed.
 - 3. The value of CR000 after 16-bit timer/event counter 00 has stopped is not guaranteed.
 - 4. The capture operation may not be performed for CR000 set in compare mode even if a capture trigger is input.
 - 5. When using P31 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.
 - 6. If the register read period and the input of the capture trigger conflict when CR000 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the count stop of the timer and the input of the capture trigger conflict, the capture trigger is undefined.
 - 7. Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

(3) 16-bit capture/compare register 010 (CR010)

CR010 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC002) of capture/compare control register 00 (CRC00).

CR010 is set by 16-bit memory manipulation instruction.

Reset signal generation clears CR010 to 0000H.

Figure 6-4. Format of 16-bit Timer Capture/Compare Register 010 (CR010)

Address: FF16H, FF17H After reset: 0000H R/W

Symbol	FF17H FF16H															
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CR010																

• When CR010 is used as a compare register

The value set in CR010 is constantly compared with the 16-bit timer counter 00 (TM00) count value, and an interrupt request (INTTM010) is generated if they match.

• When CR010 is used as a capture register

It is possible to select the valid edge of the TI000 pin as the capture trigger. The TI000 valid edge is set by means of prescaler mode register 00 (PRM00) (refer to **Table 6-3**).

Table 6-3.	CR010 Capture	Trigger and	Valid Edge of	TI000 Pin (CRC002 = 1)

CR010 Capture Trigger	TI000 Pin Valid Edge						
		ES010	ES000				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

Remarks 1. Setting ES010, ES000 = 1, 0 is prohibited.

2. ES010, ES000: Bits 5 and 4 of prescaler mode register 00 (PRM00)

 CRC002:
 Bit 2 of capture/compare control register 00 (CRC00)

- Cautions 1. In the free-running mode and in the clear & start mode using the valid edge of the TI000 pin, if CR010 is set to 0000H, an interrupt request (INTTM010) is generated when CR010 changes from 0000H to 0001H following overflow (FFFFH).
 - 2. If the new value of CR010 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR010 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR010 is changed.
 - 3. The value of CR010 after 16-bit timer/event counter 00 has stopped is not guaranteed.
 - 4. The capture operation may not be performed for CR010 set in compare mode even if a capture trigger is input.
 - 5. If the register read period and the input of the capture trigger conflict when CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the timer count stop and the input of the capture trigger conflict, the capture data is undefined.
 - Changing the CR010 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

6.3 Registers to Control 16-bit Timer/Event Counter 00

The following six types of registers are used to control 16-bit timer/event counter 00.

- 16-bit timer mode control register 00 (TMC00)
- Capture/compare control register 00 (CRC00)
- 16-bit timer output control register 00 (TOC00)
- Prescaler mode register 00 (PRM00)
- Port mode register 3 (PM3)
- Port register 3 (P3)

(1) 16-bit timer mode control register 00 (TMC00)

This register sets the 16-bit timer operating mode, the 16-bit timer counter 00 (TM00) clear mode, and output timing, and detects an overflow.

TMC00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of TMC00 to 00H.

Caution 16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.

Figure 6-5. Format of 16-bit Timer Mode Control Register 00 (TMC00)

Address	FF60H	l Af	ter rese	t: 00H	R/W			
Symbol	7	6	5	4	3	2	1	<0>
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00

TMC003	TMC002	TMC001	Operating mode and clear mode selection	TO00 inversion timing selection	Interrupt request generation			
0	0	0	Operation stop	No change	Not generated			
0	0	1	(TM00 cleared to 0)					
0	1	0	Free-running mode	Match between TM00 and CR000 or match between TM00 and CR010	<when as="" compare<br="" operating="">register> Generated on match between TM00 and CR000, or match between TM00 and CR010 <when as="" capture<br="" operating="">register></when></when>			
0	1	1		Match between TM00 and CR000, match between TM00 and CR010 or TI000 pin valid edge				
1	0	0	Clear & start occurs on valid	-	Generated on TI000 pin and TI010 pin valid edge			
1	0	1	edge of TI000 pin		The to pill valid edge			
1	1	0	Clear & start occurs on match between TM00 and CR000	Match between TM00 and CR000 or match between TM00 and CR010				
1	1	1		Match between TM00 and CR000, match between TM00 and CR010 or TI000 pin valid edge				

OVF00	Overflow detection of 16-bit timer counter 00 (TM00)
0	Overflow not detected
1	Overflow detected

Cautions 1. The timer operation must be stopped before writing to bits other than the OVF00 flag.

- 2. If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the TI000/TI010 pins.
- 3. Except when the valid edge of the TI000 pin is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.
- 4. Set the valid edge of the TI000 pin with bits 4 and 5 of prescaler mode register 00 (PRM00) after stopping the timer operation.
- 5. If the clear & start mode entered on a match between TM00 and CR000, clear & start mode at the valid edge of the TI000 pin, or free-running mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.
- 6. Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is re-set newly and clear is disabled.
- 7. The capture operation is performed at the fall of the count clock. An interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.
- **Remark** TM00: 16-bit timer counter 00
 - CR000: 16-bit timer capture/compare register 000
 - CR010: 16-bit timer capture/compare register 010

(2) Capture/compare control register 00 (CRC00)

This register controls the operation of the 16-bit capture/compare registers (CR000, CR010). CRC00 is set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets the value of CRC00 to 00H.

Figure 6-6. Format of Capture/Compare Control Register 00 (CRC00)

Address: FF62H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

CRC002	CR010 operating mode selection
0	Operate as compare register
1	Operate as capture register

CRC	001	CR000 capture trigger selection				
0)	apture on valid edge of TI010 pin				
1		Capture on valid edge of TI000 pin by reverse phase ^{Note}				

CRC000	CR000 operating mode selection			
0	Operate as compare register			
1	Operate as capture register			

Note When the CRC001 bit value is 1, capture is not performed if both the rising and falling edges have been selected as the valid edges of the TI000 pin.

Cautions 1. The timer operation must be stopped before setting CRC00.

- 2. When the clear & start mode entered on a match between TM00 and CR000 is selected by 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.
- 3. To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00) (refer to Figure 6-17).

(3) 16-bit timer output control register 00 (TOC00)

This register controls the operation of the 16-bit timer/event counter output controller. It sets timer output F/F set/reset, output inversion enable/disable, 16-bit timer/event counter 00 timer output enable/disable, one-shot pulse output operation enable/disable, and output trigger of one-shot pulse by software.

TOC00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of TOC00 to 00H.

Figure 6-7. Format of 16-bit Timer Output Control Register 00 (TOC00)

Address: FF63H After reset: 00H R/W

Symbol	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC00	0	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00

OSPT00	One-shot pulse output trigger control via software					
0	No one-shot pulse output trigger					
1	One-shot pulse output trigger					

OSPE00	One-shot pulse output operation control				
0	Successive pulse output mode				
1	One-shot pulse output mode ^{Note}				

TOC004	Timer output F/F control using match of CR010 and TM00						
0	isables inversion operation						
1	Enables inversion operation						

LVS00	LVR00	Timer output F/F status setting			
0	0	No change			
0	1	Timer output F/F reset (0)			
1	0	Timer output F/F set (1)			
1	1	Setting prohibited			

	Timer output F/F control using match of CR000 and TM00					
0 Disa	Disables inversion operation					
1 Ena	Enables inversion operation					

TOE00	Timer output control				
0	Disables output (output fixed to level 0)				
1	Enables output				

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the TI000 pin valid edge. In the mode in which clear & start occurs on a match between TM00 and CR000, one-shot pulse output is not possible because an overflow does not occur.

Cautions 1. The timer operation must be stopped before setting other than OSPT00.

- 2. If LVS00 and LVR00 are read, 0 is read.
- 3. OSPT00 is automatically cleared after data is set, so 0 is read.
- 4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.
- 6. When TOE00 is 0, set TOE00, LVS00, and LVR00 at the same time with the 8-bit memory manipulation instruction. When TOE00 is 1, LVS00 and LVR00 can be set with the 1-bit memory manipulation instruction.

(4) Prescaler mode register 00 (PRM00)

This register is used to set the 16-bit timer counter 00 (TM00) count clock and the TI000, TI010 pin input valid edges.

PRM00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of PRM00 to 00H.

Figure 6-8. Format of Prescaler Mode Register 00 (PRM00)

Address: FF61H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PRM00	ES110	ES100	ES010	ES000	0	0	PRM001	PRM000

ES110	ES100	TI010 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES010	ES000	TI000 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM001	PRM000	Count clock selection
0	0	fх ^р (10 MHz)
0	1	fxp/2 ² (2.5 MHz)
1	0	f _{XP} /2 ⁸ (39.06 kHz)
1	1	TI000 pin valid edge ^{Note}

Remarks 1. fxp: Oscillation frequency of clock supplied to peripheral hardware

2. (): fxp = 10 MHz

Note The external clock requires a pulse longer than two cycles of the internal count clock (fxp).

- Cautions 1. Always set data to PRM00 after stopping the timer operation.
 - 2. If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the TI000 pin.
 - 3. In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.
 - <1> Immediately after a system reset, if a high level is input to the TI0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled
 - → If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
 - <2> If the TM00 operation is stopped while the TI0n0 pin is high level, TM00 operation is then enabled after a low level is input to the TI0n0 pin
 - \rightarrow If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.
 - <3> If the TM00 operation is stopped while the TI0n0 pin is low level, TM00 operation is then enabled after a high level is input to the TI0n0 pin
 - \rightarrow If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
 - 4. The sampling clock used to eliminate noise differs when a TI000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fxP, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating noise with a short pulse width.
 - 5. When using P31 as the input pin (Tl010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as the input pin (Tl010) of the valid edge.

Remark n = 0, 1

(5) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P31/TO00/TI010/INTP2 pin for timer output, set PM31 and the output latch of P31 to 0. When using the P30/TI000/INTP0 and P31/TO00/TI010/INTP2 pins as a timer input, set PM30 and PM31 to 1. At this time, the output latches of P30 and P31 can be either 0 or 1.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of PM3 to FFH.

Figure 6-9. Format of Port Mode Register 3 (PM3)

Address:	FF23H	After reset:	FFH	R/W
	=•	/		

Symbol	7	6	5	4	3	2	1	0	_
PM3	1	1	1	1	1	1	PM31	PM30	

PM3n	P3n pin I/O mode selection (n = 0 or 1)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

6.4 Operation of 16-bit Timer/Event Counter 00

6.4.1 Interval timer operation

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-10 allows operation as an interval timer.

Setting

The basic operation setting procedure is as follows.


- <1> Set the CRC00 register (see Figure 6-10 for the set value).
- <2> Set any value to the CR000 register.
- <3> Set the count clock by using the PRM00 register.
- <4> Set the TMC00 register to start the operation (see Figure 6-10 for the set value).
- Caution Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

Remark For how to enable the INTTM000 interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.


Interrupt requests are generated repeatedly using the count value set in 16-bit timer capture/compare register 000 (CR000) beforehand as the interval.


When the count value of 16-bit timer counter 00 (TM00) matches the value set to CR000, counting continues with the TM00 value cleared to 0 and the interrupt request signal (INTTM000) is generated.

The count clock of the 16-bit timer/event counter can be selected using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00).



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.





Note OVF00 is set to 1 only when 16-bit timer capture/compare register 000 is set to FFFFH.






Figure 6-12. Timing of Interval Timer Operation

Remark Interval time = $(N + 1) \times t$ N = 0001H to FFFFH (settable range)

When the compare register is changed during timer count operation, if the value after 16-bit timer capture/compare register 000 (CR000) is changed is smaller than that of 16-bit timer counter 00 (TM00), TM00 continues counting, overflows and then restarts counting from 0. Thus, if the value (M) after the CR000 change is smaller than that (N) before the change, it is necessary to restart the timer after changing CR000.







6.4.2 External event counter operation

Setting

The basic operation setting procedure is as follows.

<1> Set the CRC00 register (see Figure 6-14 for the set value).

<2> Set the count clock by using the PRM00 register.

<3> Set any value to the CR000 register (0000H cannot be set).

<4> Set the TMC00 register to start the operation (see Figure 6-14 for the set value).

Remarks 1. For the setting of the TI000 pin, see 6.3 (5) Port mode register 3 (PM3).

2. For how to enable the INTTM000 interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.

The external event counter counts the number of external clock pulses to be input to the TI000 pin with using 16-bit timer counter 00 (TM00).

TM00 is incremented each time the valid edge specified by prescaler mode register 00 (PRM00) is input.


When the TM00 count value matches the 16-bit timer capture/compare register 000 (CR000) value, TM00 is cleared to 0 and the interrupt request signal (INTTM000) is generated.

Input a value other than 0000H to CR000. (A count operation with a pulse cannot be carried out.)

The rising edge, the falling edge, or both edges can be selected using bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00).

Because an operation is carried out only when the valid edge of the TI000 pin is detected twice after sampling with the internal clock (fxp), noise with a short pulse width can be removed.

Figure 6-14. Control Register Settings in External Event Counter Mode (with Rising Edge Specified)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.

Clears and starts on match between TM00 and CR000.






Figure 6-15. External Event Counter Configuration Diagram

Note OVF00 is 1 only when 16-bit timer capture/compare register 000 is set to FFFFH.

Figure 6-16. External Event Counter Operation Timing (with Rising Edge Specified)





Caution When reading the external event counter count value, TM00 should be read.

6.4.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI000 pin and TI010 pin using 16-bit timer counter 00 (TM00).

There are two measurement methods: measuring with TM00 used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the TI000 pin.

When an interrupt occurs, read the valid value of the capture register, check the overflow flag, and then calculate the necessary pulse width. Clear the overflow flag after checking it.

The capture operation is not performed until the signal pulse width is sampled in the count clock cycle selected by prescaler mode register 00 (PRM00) and the valid level of the TI000 or TI010 pin is detected twice, thus eliminating noise with a short pulse width.




Figure 6-17. CR010 Capture Operation with Rising Edge Specified

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figures 6-18, 6-21, 6-23, and 6-25 for the set value).
- <2> Set the count clock by using the PRM00 register.
- <3> Set the TMC00 register to start the operation (see Figures 6-18, 6-21, 6-23, and 6-25 for the set value).

Caution To use two capture registers, set the TI000 and TI010 pins.

Remarks 1. For the setting of the TI000 (or TI010) pin, see 6.3 (5) Port mode register 3 (PM3).

2. For how to enable the INTTM000 (or INTTM010) interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.

(1) Pulse width measurement with free-running counter and one capture register


Specify both the rising and falling edges as the valid edges of the TI000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.

When 16-bit timer counter 00 (TM00) is operated in free-running mode, and the valid edge specified by PRM00 is input, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an external interrupt request signal (INTTM010) is set.

Sampling is performed using the count clock selected by PRM00, and a capture operation is only performed when a valid level of the TI000 pin is detected twice, thus eliminating noise with a short pulse width.

Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-18. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register (When TI000 and CR010 Are Used)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.





Figure 6-19. Configuration Diagram for Pulse Width Measurement by Free-Running Counter

Figure 6-20. Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with Both Edges Specified)



Note The carry flag is set to 1. Ignore this setting.

(2) Measurement of two pulse widths with free-running counter

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to simultaneously measure the pulse widths of the two signals input to the TI000 pin and the TI010 pin.

Specify both the rising and falling edges as the valid edges of the TI000 and TI010 pins, by using bits 4 and 5 (ES000 and ES010) and bits 6 and 7 (ES100 and ES110) of PRM00.

When the valid edge specified by bits 4 and 5 (ES000 and ES010) of PRM00 is input to the TI000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR010) and an interrupt request signal (INTTM010) is set.


Also, when the valid edge specified by bits 6 and 7 (ES100 and ES110) of PRM00 is input to the TI010 pin, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000) and an interrupt request signal (INTTM000) is set.


Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the TI000 or TI010 pin is detected twice, thus eliminating noise with a short pulse width.

Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.


Figure 6-21. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter








Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.





Note The carry flag is set to 1. Ignore this setting.

(3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to measure the pulse width of the signal input to the TI000 pin.

Specify both the rising and falling edges as the valid edges of the TI000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.


When the valid edge specified by bits 4 and 5 (ES000 and ES010) of PRM00 is input to the TI010 pin, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR010) and an interrupt request signal (INTTM010) is set.

Also, when the inverse edge to that of the capture operation is input into CR010, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000).

Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the TI000 pin is detected twice, thus eliminating noise with a short pulse width.

Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-23. Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)



- **Note** If the valid edge of TI000 pin is specified to be both the rising and falling edges, 16-bit timer capture/compare register 000 (CR000) cannot perform the capture operation. When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the TI010 pin is detected, but the input from the TI010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.
- **Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 6-24. Timing of Pulse Width Measurement Operation by Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

Note The carry flag is set to 1. Ignore this setting.

(4) Pulse width measurement by means of restart


Specify both the rising and falling edges as the valid edges of the TI000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.

When a valid edge of the TI000 pin is detected, the count value of 16-bit timer/counter 00 (TM00) is taken into 16-bit timer capture/compare register 010 (CR010), and then the pulse width of the signal input to the TI000 pin is measured by clearing TM00 and restarting the count.

Sampling is performed at the interval selected by prescaler mode register 00 (PRM00) and a capture operation is only performed when a valid level of the TI000 pin is detected twice, thus eliminating noise with a short pulse width.

Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-25. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified) (1/2)




(a) Capture/compare control register 00 (CRC00)


Note If the valid edge of TI000 pin is specified to be both the rising and falling edges, 16-bit timer capture/ compare register 000 (CR000) cannot perform the capture operation.


Figure 6-25. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified) (2/2)


(b) Prescaler mode register 00 (PRM00)



(c) 16-bit timer mode control register 00 (TMC00)







6.4.4 Square-wave output operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figure 6-27 for the set value).
- <3> Set the TOC00 register (see Figure 6-27 for the set value).
- <4> Set any value to the CR000 register (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figure 6-27 for the set value).
- Caution Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.


Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 3 (PM3).

2. For how to enable the INTTM000 interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.

A square wave with any selected frequency can be output at intervals determined by the count value preset to 16bit timer capture/compare register 000 (CR000).


The TO00 pin output status is reversed at intervals determined by the count value preset to CR000 + 1 by setting bit 0 (TOE00) and bit 1 (TOC001) of 16-bit timer output control register 00 (TOC00) to 1. This enables a square wave with any selected frequency to be output.

Figure 6-27. Control Register Settings in Square-Wave Output Mode (1/2)



(a) Prescaler mode register 00 (PRM00)







CR000 used as compare register

Figure 6-27. Control Register Settings in Square-Wave Output Mode (2/2)

(c) 16-bit timer output control register 00 (TOC00)




(d) 16-bit timer mode control register 00 (TMC00)



Clears and starts on match between TM00 and CR000.

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.





6.4.5 PPG output operations

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-29 allows operation as PPG (Programmable Pulse Generator) output.

Setting


The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-29 for the set value).
- <2> Set any value to the CR000 register as the cycle.
- <3> Set any value to the CR010 register as the duty factor.
- <4> Set the TOC00 register (see Figure 6-29 for the set value).
- <5> Set the count clock by using the PRM00 register.
- <6> Set the TMC00 register to start the operation (see Figure 6-29 for the set value).
- Caution Changing the CRC0n0 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.
- Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 3 (PM3).
 - 2. For how to enable the INTTM000 interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.
 - **3.** n = 0 or 1


In the PPG output operation, rectangular waves are output from the TO00 pin with the pulse width and the cycle that correspond to the count values preset in 16-bit timer capture/compare register 010 (CR010) and in 16-bit timer capture/compare register 000 (CR000), respectively.

Figure 6-29. Control Register Settings for PPG Output Operation





(b) 16-bit timer output control register 00 (TOC00)



(c) Prescaler mode register 00 (PRM00)




(d) 16-bit timer mode control register 00 (TMC00)




- Cautions 1. Values in the following range should be set in CR000 and CR010. $0000H < CR010 < CR000 \leq FFFFH$
 - The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).

Remark ×: Don't care









Remark 0000H < M < N \leq FFFFH

6.4.6 One-shot pulse output operation

16-bit timer/event counter 00 can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI000 pin input).

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figures 6-32 and 6-34 for the set value).
- <3> Set the TOC00 register (see Figures 6-32 and 6-34 for the set value).
- <4> Set any value to the CR000 and CR010 registers (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figures 6-32 and 6-34 for the set value).

Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 3 (PM3).

2. For how to enable the INTTM000 (if necessary, INTTM010) interrupt, see CHAPTER 12 INTERRUPT FUNCTIONS.

(1) One-shot pulse output with software trigger


A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-32, and by setting bit 6 (OSPT00) of the TOC00 register to 1 by software.

By setting the OSPT00 bit to 1, 16-bit timer/event counter 00 is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 000 (CR000)^{Note}.

Even after the one-shot pulse has been output, the TM00 register continues its operation. To stop the TM00 register, the TMC003 and TMC002 bits of the TMC00 register must be cleared to 00.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.
- Cautions 1. Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
 - 2. When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the TI000 pin or its alternate-function port pin. Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.





Caution Do not set the CR000 and CR010 registers to 0000H.




Figure 6-33. Timing of One-Shot Pulse Output Operation with Software Trigger

Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.

Remark N < M

(2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-34, and by using the valid edge of the TI000 pin as an external trigger.

The valid edge of the TI000 pin is specified by bits 4 and 5 (ES000, ES010) of prescaler mode register 00 (PRM00). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI000 pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 000 (CR000)^{Note}.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.
- Caution Do not input the external trigger again while the one-shot pulse is output. To output the oneshot pulse again, wait until the current one-shot pulse output is completed.




Figure 6-34. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified)

Caution Do not set the CR000 and CR010 registers to 0000H.




Figure 6-35. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)

Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC002 and TMC003 bits.


Remark N < M

6.5 Cautions Related to 16-bit Timer/Event Counter 00

(1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.

Figure 6-36. Start Timing of 16-bit Timer Counter 00 (TM00)



(2) 16-bit timer counter 00 (TM00) operation

- <1> 16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.
- <2> Even if TM00 is read, the value is not captured by 16-bit timer capture/compare register 010 (CR010).
- <3> When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.
- <4> If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the TI000/TI010 pins.

(3) Setting of 16-bit timer capture/compare registers 000, 010 (CR000, CR010)

- <1> Set 16-bit timer capture/compare register 000 (CR000) to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter.
- <2> When the clear & start mode entered on a match between TM00 and CR000 is selected, CR000 should not be specified as a capture register.
- <3> In the free-running mode and in the clear & start mode using the valid edge of the TI000 pin, if CR0n0 is set to 0000H, an interrupt request (INTTM0n0) is generated when CR0n0 changes from 0000H to 0001H following overflow (FFFFH).
- <4> If the new value of CR0n0 is less than the value of TM00, TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR0n0 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR0n0 is changed.

(4) Capture register data retention

The value of 16-bit timer capture/compare register 0n0 (CR0n0) after 16-bit timer/event counter 00 has stopped is not guaranteed.

Remark n = 0, 1

- (5) Setting of 16-bit timer mode control register 00 (TMC00) The timer operation must be stopped before writing to bits other than the OVF00 flag.
- (6) Setting of capture/compare control register 00 (CRC00)

The timer operation must be stopped before setting CRC00.

(7) Setting of 16-bit timer output control register 00 (TOC00)

- <1> Timer operation must be stopped before setting other than OSPT00.
- <2> If LVS00 and LVR00 are read, 0 is read.
- <3> OSPT00 is automatically cleared after data is set, so 0 is read.
- <4> Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- <5> A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.

(8) Setting of prescaler mode register 00 (PRM00)

Always set data to PRM00 after stopping the timer operation.

(9) Valid edge setting

Set the valid edge of the TI000 pin with bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00) after stopping the timer operation.

(10) One-shot pulse output

One-shot pulse output normally operates only in the free-running mode or in the clear & start mode at the valid edge of the TI000 pin. Because an overflow does not occur in the clear & start mode on a match between TM00 and CR000, one-shot pulse output is not possible.

(11) One-shot pulse output by software

- <1> Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
- <2> When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the TI000 pin or its alternate function port pin. Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI000 pin or its alternate function port pin, resulting in the output of a pulse at an undesired timing.
- <3> Do not set the 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) to 0000H.

(12) One-shot pulse output with external trigger

- <1> Do not input the external trigger again while the one-shot pulse is output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
- <2> Do not set the 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) to 0000H.

(13) Operation of OVF00 flag

<1> The OVF00 flag is also set to 1 in the following case. Either of the clear & start mode entered on a match between TM00 and CR000, clear & start at the valid

edge of the TI000 pin, or free-running mode is selected.

 \downarrow CR000 is set to FFFFH.

$$\downarrow$$

When TM00 is counted up from FFFFH to 0000H.





Figure 6-37. Operation Timing of OVF00 Flag

<2> Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is re-set newly and clear is disabled.

(14) Conflicting operations

If the register read period and the input of the capture trigger conflict when CR000/CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the count stop of the timer and the input of the capture trigger conflict, the captured data is undefined.





(15) Capture operation

- <1> If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the TI000 pin.
- <2> When the CRC001 bit value is 1, capture is not performed in the CR000 register if both the rising and falling edges have been selected as the valid edges of the TI000 pin.
- <3> When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the TI010 pin is detected, but the input from the TI010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.
- <4> To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).
- <5> The capture operation is performed at the fall of the count clock. An interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.
- <6> To use two capture registers, set the TI000 and TI010 pins.

(16) Compare operation

The capture operation may not be performed for CR0n0 set in compare mode even if a capture trigger is input.

Remark n = 0, 1

(17) Changing compare register during timer operation

<1> With the 16-bit timer capture/compare register 0n0 (CR0n0) used as a compare register, when changing CR0n0 around the timing of a match between 16-bit timer counter 00 (TM00) and 16-bit timer capture/compare register 0n0 (CR0n0) during timer counting, the change timing may conflict with the timing of the match, so the operation is not guaranteed in such cases. To change CR0n0 during timer counting, INTTM000 interrupt servicing performs the following operation.

<Changing cycle (CR000)>

- 1. Disable the timer output inversion operation at the match between TM00 and CR000 (TOC001 = 0).
- 2. Disable the INTTM000 interrupt (TMMK000 = 1).
- 3. Rewrite CR000.
- 4. Wait for 1 cycle of the TM00 count clock.
- 5. Enable the timer output inversion operation at the match between TM00 and CR000 (TOC001 = 1).
- 6. Clear the interrupt request flag of INTTM000 (TMIF000 = 0).
- 7. Enable the INTTM000 interrupt (TMMK000 = 0).

<Changing duty (CR010)>

- 1. Disable the timer output inversion operation at the match between TM00 and CR010 (TOC004 = 0).
- 2. Disable the INTTM000 interrupt (TMMK000 = 1).
- 3. Rewrite CR010.
- 4. Wait for 1 cycle of the TM00 count clock.
- 5. Enable the timer output inversion operation at the match between TM00 and CR010 (TOC004 = 1).
- 6. Clear the interrupt request flag of INTTM000 (TMIF000 = 0).
- 7. Enable the INTTM000 interrupt (TMMK000 = 0).

While interrupts and timer output inversion are disabled (1 to 4 above), timer counting is continued. If the value to be set in CR0n0 is small, the value of TM00 may exceed CR0n0. Therefore, set the value, considering the time lapse of the timer clock and CPU clock after an INTTM000 interrupt has been generated.

Remark n = 0, 1

<2> If CR010 is changed during timer counting without performing processing <1> above, the value in CR010 may be rewritten twice or more, causing an inversion of the output level of the TO00 pin at each rewrite.

(18) Edge detection

- <1> In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.
 - (a) Immediately after a system reset, if a high level is input to the TI0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled
 - → If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
 - (b) If the TM00 operation is stopped while the TI0n0 pin is high level, TM00 operation is then enabled after a low level is input to the TI0n0 pin
 - \rightarrow If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.
 - (c) When the TM00 operation is stopped while the TI0n0 pin is low level, TM00 operation is then enabled after a high level is input to the TI0n0 pin
 - \rightarrow If the rising edge or both rising and falling edges are specified as the valid edge, of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.

Remark n = 0, 1

<2> The sampling clock used to remove noise differs when a TI000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fxP, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating, noise with a short pulse width.

(19) External event counter

- <1> The timing of the count start is after two valid edge detections.
- <2> When reading the external event counter count value, TM00 should be read.

(20) PPG output

- <1> Values in the following range should be set in CR000 and CR010: 0000H < CR010 < CR000 \leq FFFFH
- <2> The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).

(21) STOP mode or system clock stop mode setting


Except when the valid edge of the TI000 pin is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.

(22) P31/TI010/TO00 pin

When using P31 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.

(23) External clock limitation

- <1> When using an input pulse of the TI000 pin as a count clock (external trigger), be sure to input the pulse width which satisfies the AC characteristics. For the AC characteristics, refer to **CHAPTER 21** and **CHAPTER 22 ELECTRICAL SPECIFICATIONS**.
- <2> When an external waveform is input to 16-bit timer/event counter 00, it is sampled by the noise limiter circuit and thus an error occurs on the timing to become valid inside the device.



Remark The count clock (f_{sam}) can be selected using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00).

7.1 Function of 8-bit Timer 80

8-bit timer 80 has an 8-bit interval timer function and generates an interrupt at intervals specified in advance.

	Minimum Interval Time	Maximum Interval Time	Resolution
fxp = 8.0 MHz	2 ⁶ /fx _P (8 μs)	2 ¹⁴ /fxp (2.05 ms)	2 ⁶ /fxp (8 μs)
	2 ⁸ /fxp (32 μs)	2 ¹⁶ /fxp (8.19 ms)	2 ⁸ /fxp (32 μs)
	2 ¹⁰ /fx _P (128 μs)	2 ¹⁸ /fxp (32.7 ms)	2 ¹⁰ /fx _P (128 μs)
	2 ¹⁶ /fxp (8.19 ms)	2 ²⁴ /fxp (2.01 s)	2 ¹⁶ /fxp (8.19 ms)
fxp = 10.0 MHz	2 ⁶ /fxp (6.4 μs)	2 ¹⁴ /fxp (1.64 ms)	2 ⁶ /fxp (6.4 μs)
	2 ⁸ /fx _P (25.6 μs)	2 ¹⁶ /fxp (6.55 ms)	2 ⁸ /fx _P (25.6 μs)
	2 ¹⁰ /fx _P (102 μs)	2 ¹⁸ /fxp (26.2 ms)	2 ¹⁰ /fx _P (102 μs)
	2 ¹⁶ /fxp (6.55 ms)	2 ²⁴ /fxp (1.68 s)	2 ¹⁶ /fxp (6.55 ms)

Table 7-1. Interval Time of 8-bit Timer 80

Remark fxp: Oscillation frequency of clock to peripheral hardware


7.2 Configuration of 8-bit Timer 80

8-bit timer 80 consists of the following hardware.

Table 7-2. Configuration of 8-bit Timer 80

Item	Configuration			
Timer counter	8-bit timer counter 80 (TM80)			
Register	8-bit compare register 80 (CR80)			
Control register	8-bit timer mode control register 80 (TMC80)			

Figure 7-1. Block Diagram of 8-bit Timer 80



Remark fxp: Oscillation frequency of clock to peripheral hardware


(1) 8-bit compare register 80 (CR80)

This 8-bit register always compares its set value with the count value of 8-bit timer/counter 80 (TM80). It generates an interrupt request signal (INTTM80) if the two values match.

CR80 is set by using an 8-bit memory manipulation instruction. A value of 00H to FFH can be set to this register.

Reset signal generation makes the contents of this register undefined.

Figure 7-2. Format of 8-bit Compare Register 80 (CR80)




Caution When changing the value of CR80, be sure to stop the timer operation. If the value of CR80 is changed with the timer operation enabled, a match interrupt request signal is generated immediately and the timer may be cleared.

(2) 8-bit timer counter 80 (TM80)

This 8-bit register counts the count pulses.

The value of TM80 can be read by using an 8-bit memory manipulation instruction. Reset signal generation clears TM80 to 00H.

Figure 7-3. Format of 8-bit Timer Counter 80 (TM80)



7.3 Register Controlling 8-bit Timer 80

8-bit timer 80 is controlled by 8-bit timer mode control register 80 (TMC80).

(1) 8-bit timer mode control register 80 (TMC80)

This register is used to enable or stop the operation of 8-bit timer counter 80 (TM80), and to set the count clock of TM80.

This register is set by using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears TMC80 to 00H.

Figure 7-4. Format of 8-bit Timer Mode Control Register 80 (TMC80)

Address: FFCCH After reset: 00H		R/W						
Symbol	<7>	6	5	4	3	2	1	0
TMC80	TCE80	0	0	0	0	TCL801	TCL800	0

TCE80	Control of operation of TM80
0	Stop operation (clear TM80 to 00H).
1	Enable operation.

TCL801	TCL800	Selection of count clock of 8-bit timer 80				
			fxp = 8.0 MHz	f _{XP} = 10.0 MHz		
0	0	fxp/2 ⁶	125 kHz	156.3 kHz		
0	1	fxp/2 ⁸	31.25 kHz	39.06 kHz		
1	0	fxp/2 ¹⁰	7.81 kHz	9.77 kHz		
1	1	fxp/2 ¹⁶	0.12 kHz	0.15 kHz		

Cautions 1. Be sure to set TMC80 after stopping the timer operation.

2. Be sure to clear bits 0 and 6 to 0.

Remark fxp: Oscillation frequency of clock to peripheral hardware

7.4 Operation of 8-bit Timer 80

7.4.1 Operation as interval timer

When 8-bit timer 80 operates as an interval timer, it can repeatedly generate an interrupt at intervals specified by the count value set in advance to 8-bit compare register 80 (CR80).

To use 8-bit timer 80 as an interval timer, make the following setting.

- <1> Disable the operation of 8-bit timer counter 80 (clear TCE80 (bit 7 of 8-bit timer mode control register 80 (TMC80)) to 0).
- <2> Set the count clock of 8-bit timer 80 (refer to Tables 7-3 and 7-4).
- <3> Set the count value to CR80.
- <4> Enable the operation of TM80 (set TCE80 to 1).

When the count value of 8-bit timer counter 80 (TM80) matches the set value of CR80, the value of TM80 is cleared to 00H and counting is continued. At the same time, an interrupt request signal (INTTM80) is generated. Tables 7-3 and 7-4 show the interval time, and Figure 7-5 shows the timing of the interval timer operation.

- Cautions 1. When changing the value of CR80, be sure to stop the timer operation. If the value of CR80 is changed with the timer operation enabled, a match interrupt request signal may be generated immediately.
 - 2. If the count clock of TMC80 is set and the operation of TM80 is enabled at the same time by using an 8-bit memory manipulation instruction, the error of one cycle after the timer is started may be 1 clock or more (refer to 7.5 (1) Error when timer starts). Therefore, be sure to follow the above sequence when using TM80 as an interval timer.


TCL801	TCL800	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /fx _P (8 μs)	2 ¹⁴ /fxp (2.05 ms)	2 ⁶ /fx _P (8 μs)
0	1	2 ⁸ /fx _P (32 μs)	2 ¹⁶ /fxp (8.19 ms)	2 ⁸ /fxp (32 μs)
1	0	2 ¹⁰ /fx _P (128 μs)	2 ¹⁸ /fxp (32.7 ms)	2 ¹⁰ /fxp (128 µs)
1	1	2 ¹⁶ /fxp (8.19 ms)	2 ²⁴ /fxp (2.01 s)	2 ¹⁶ /fxp (8.19 ms)

Table 7-3. Interval Time of 8-bit Timer 80 (fxp = 8.0 MHz)

Remark fxp: Oscillation frequency of clock to peripheral hardware

TCL801	TCL800	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /f _{XP} (6.4 μs)	2 ¹⁴ /fxp (1.64 ms)	2 ⁶ /fx _P (6.4 μs)
0	1	2 ⁸ /f _{xP} (25.6 μs)	2 ¹⁶ /fxp (6.55 ms)	2 ⁸ /fxp (25.6 μs)
1	0	2 ¹⁰ /fx _P (102 μs)	2 ¹⁸ /fxp (26.2 ms)	2 ¹⁰ /fxp (102 μs)
1	1	2 ¹⁶ /fxp (6.55 ms)	2 ²⁴ /fxp (1.68 s)	2 ¹⁶ /fxp (6.55 ms)

Remark fxp: Oscillation frequency of clock to peripheral hardware







 $[\]label{eq:Remark} \begin{array}{ll} \mbox{Remark} & \mbox{Interval time} = (N+1) \times t \\ & \mbox{N} = 00 \mbox{H to FFH} \end{array}$

7.5 Notes on 8-bit Timer 80

(1) Error when timer starts

The time from starting the timer to generation of the match signal includes an error of up to 1.5 clocks. This is because, if the timer is started while the count clock is high, the rising edge may be immediately detected and the counter may be incremented (refer to **Figure 7-6**).





(2) Setting of 8-bit compare register 80

8-bit compare register 80 (CR80) can be set to 00H.

(3) Note on setting STOP mode

Before executing the STOP instruction, be sure to stop the timer operation (TCE80 = 0).

8.1 Functions of 8-bit Timer H1

8-bit timer H1 has the following functions.

- Interval timer
- PWM output mode
- Square-wave output


8.2 Configuration of 8-bit Timer H1

8-bit timer H1 consists of the following hardware.

Item	Configuration
Timer register	8-bit timer counter H1
Registers	8-bit timer H compare register 01 (CMP01) 8-bit timer H compare register 11 (CMP11)
Timer output	TOH1
Control registers	8-bit timer H mode register 1 (TMHMD1) Port mode register 4 (PM4) Port register 4 (P4)

Table 8-1. Configuration of 8-bit Timer H1

Figure 8-1 shows a block diagram.




CHAPTER 8 8-BIT TIMER H1

(1) 8-bit timer H compare register 01 (CMP01)

This register can be read or written by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 8-2. Format of 8-bit Timer H Compare Register 01 (CMP01)



Caution CMP01 cannot be rewritten during timer count operation.

(2) 8-bit timer H compare register 11 (CMP11)

This register can be read or written by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 8-3. Format of 8-bit Timer H Compare Register 11 (CMP11)

Address: FF0FH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CMP11								

CMP11 can be rewritten during timer count operation.

If the CMP11 value is rewritten during timer operation, the compare value after the rewrite takes effect at the timing at which the count value and the compare value before the rewrite match. If the timing at which the count value and compare value match conflicts with the timing of the writing from the CPU to CMP11, the compare value after the rewrite takes effect at the timing at which the next count value and the compare value before the rewrite match.

Caution In the PWM output mode, be sure to set CMP11 when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).

8.3 Registers Controlling 8-bit Timer H1

The following three registers are used to control 8-bit timer H1.

- 8-bit timer H mode register 1 (TMHMD1)
- Port mode register 4 (PM4)
- Port register 4 (P4)

(1) 8-bit timer H mode register 1 (TMHMD1)

This register controls the mode of timer H. This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-4. Format of 8-bit Timer H Mode Register 1 (TMHMD1)

Symbol	<7>	6	5	4	3	2	<1>	<0>
TMHMD1	TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	Timer operation enable				
0	Stop timer count operation (counter is cleared to 0)				
1	Enable timer count operation (count operation started by inputting clock)				

CKS12	CKS11	CKS10	Count clock (fcnt) selection				
0	0	0	fхр	f _{XP} (10 MHz)			
0	0	1	fxp/2 ²	(2.5 MHz)			
0	1	0	fxp/2 ⁴	(625 kHz)			
0	1	1	fxp/2 ⁶	(156.25 kHz)			
1	0	0	fxp/2 ¹²	(2.44 kHz)			
1	0	1	fr∟/2 ⁷	(1.88 kHz (TYP.))			
Othe	Other than above			prohibited			

TMMD11	TMMD10	Timer operation mode
0	0	Interval timer mode
1	0	PWM output mode
Other than above		Setting prohibited

TOLEV1	Timer output level control (in default mode)					
0	Low level					
1	High level					

TOEN1	Timer output control
0	Disable output
1	Enable output

Cautions 1. When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.

 In the PWM output mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).

Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware

- 2. fr.L: Low-speed internal oscillation clock oscillation frequency
- 3. Figures in parentheses apply to operation at fxP = 10 MHz, fRL = 240 kHz (TYP.).

(2) Port mode register 4 (PM4)

This register sets port 4 input/output in 1-bit units.

When using the P42/TOH1 pin for timer output, clear PM42 and the output latch of P42 to 0. PM4 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to FFH.

Figure 8-5. Format of Port Mode Register 4 (PM4)

Address:	FF24H	After reset: FI	FH R/W					
Symbol	7	6	5	4	3	2	1	0
PM4	1	1	PM45	PM44	PM43	PM42	PM41	PM40

I	PM4n	P4n pin I/O mode selection (n = 0 to 5)			
	0	Output mode (output buffer on)			
	1	Input mode (output buffer off)			

8.4 Operation of 8-bit Timer H1

8.4.1 Operation as interval timer/square-wave output

When 8-bit timer counter H1 and compare register 01 (CMP01) match, an interrupt request signal (INTTMH1) is generated and 8-bit timer counter H1 is cleared to 00H.

Compare register 11 (CMP11) is not used in interval timer mode. Since a match of 8-bit timer counter H1 and the CMP11 register is not detected even if the CMP11 register is set, timer output is not affected.


By setting bit 0 (TOEN1) of timer H mode register 1 (TMHMD1) to 1, a square wave of any frequency (duty = 50%) is output from TOH1.

(1) Usage

Generates the INTTMH1 signal repeatedly at the same interval.

<1> Set each register.


Figure 8-6. Register Setting During Interval Timer/Square-Wave Output Operation



(i) Setting timer H mode register 1 (TMHMD1)

(ii) CMP01 register setting


- Compare value (N)
- <2> Count operation starts when TMHE1 = 1.
- <3> When the values of 8-bit timer counter H1 and the CMP01 register match, the INTTMH1 signal is generated and 8-bit timer counter H1 is cleared to 00H.



<4> Subsequently, the INTTMH1 signal is generated at the same interval. To stop the count operation, clear TMHE1 to 0.

(2) Timing chart

The timing of the interval timer/square-wave output operation is shown below.



(a) Basic operation (01H \leq CMP01 \leq FEH)

Figure 8-7. Timing of Interval Timer/Square-Wave Output Operation (1/2)

- <1> The count operation is enabled by setting the TMHE1 bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.
- <2> When the values of 8-bit timer counter H1 and the CMP01 register match, the value of 8-bit timer counter H1 is cleared, the TOH1 output level is inverted, and the INTTMH1 signal is output.
- <3> The INTTMH1 signal and TOH1 output become inactive by clearing the TMHE1 bit to 0 during timer H1 operation. If these are inactive from the first, the level is retained.

Remark $01H \le N \le FEH$




Figure 8-7. Timing of Interval Timer/Square-Wave Output Operation (2/2)

8.4.2 Operation as PWM output mode

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

8-bit timer compare register 01 (CMP01) controls the cycle of timer output (TOH1). Rewriting the CMP01 register during timer operation is prohibited.

8-bit timer compare register 11 (CMP11) controls the duty of timer output (TOH1). Rewriting the CMP11 register during timer operation is possible.

The operation in PWM output mode is as follows.

TOH1 output becomes active and 8-bit timer counter H1 is cleared to 0 when 8-bit timer counter H1 and the CMP01 register match after the timer count is started. TOH1 output becomes inactive when 8-bit timer counter H1 and the CMP11 register match.


(1) Usage

In PWM output mode, a pulse for which an arbitrary duty and arbitrary cycle can be set is output.

<1> Set each register.

Figure 8-8. Register Setting in PWM Output Mode

(i) Setting timer H mode register 1 (TMHMD1)



(ii) Setting CMP01 register

• Compare value (N): Cycle setting

(iii) Setting CMP11 register

• Compare value (M): Duty setting

 $\label{eq:Remark} \textbf{Remark} \quad 00H \leq CMP11 \ (M) < CMP01 \ (N) \leq FFH$

- <2> The count operation starts when TMHE1 = 1.
- <3> The CMP01 register is the compare register that is to be compared first after count operation is enabled. When the values of 8-bit timer counter H1 and the CMP01 register match, 8-bit timer counter H1 is cleared, an interrupt request signal (INTTMH1) is generated, and TOH1 output becomes active. At the same time, the compare register to be compared with 8-bit timer counter H1 is changed from the CMP01 register to the CMP11 register.

- <4> When 8-bit timer counter H1 and the CMP11 register match, TOH1 output becomes inactive and the compare register to be compared with 8-bit timer counter H1 is changed from the CMP11 register to the CMP01 register. At this time, 8-bit timer counter H1 is not cleared and the INTTMH1 signal is not generated.
- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHE1 = 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is f_{CNT}, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle = $(N+1)/f_{CNT}$ Duty = Active width : Total width of PWM = (M + 1) : (N + 1)

- Cautions 1. In PWM output mode, the setting value for the CMP11 register can be changed during timer count operation. However, three operation clocks (signal selected using the CKS12 to CKS10 bits of the TMHMD1 register) or more are required to transfer the register value after rewriting the CMP11 register value.
 - Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).


(2) Timing chart

The operation timing in PWM output mode is shown below.

Caution Make sure that the CMP11 register setting value (M) and CMP01 register setting value (N) are within the following range.

 $00H \le CMP11 (M) < CMP01 (N) \le FFH$

Figure 8-9. Operation Timing in PWM Output Mode (1/4)



(a) Basic operation (00H < CMP11 < CMP01 < FFH)

- <1> The count operation is enabled by setting the TMHE1 bit to 1. Start 8-bit timer counter H1 by masking one count clock to count up. At this time, TOH1 output remains inactive (when TOLEV1 = 0).
- <2> When the values of 8-bit timer counter H1 and the CMP01 register match, the TOH1 output level is inverted, the value of 8-bit timer counter H1 is cleared, and the INTTMH1 signal is output.
- <3> When the values of 8-bit timer counter H1 and the CMP11 register match, the level of the TOH1 output is returned. At this time, the 8-bit timer counter value is not cleared and the INTTMH1 signal is not output.
- <4> Clearing the TMHE1 bit to 0 during timer H1 operation makes the INTTMH1 signal and TOH1 output inactive.




Figure 8-9. Operation Timing in PWM Output Mode (2/4)




Figure 8-9. Operation Timing in PWM Output Mode (3/4)




Figure 8-9. Operation Timing in PWM Output Mode (4/4)

(e) Operation by changing CMP11 (CMP11 = $02H \rightarrow 03H$, CMP01 = A5H)

- <1> The count operation is enabled by setting TMHE1 = 1. Start 8-bit timer counter H1 by masking one count clock to count up. At this time, the TOH1 output remains inactive (when TOLEV1 = 0).
- <2> The CMP11 register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <3> When the values of 8-bit timer counter H1 and the CMP01 register match, the value of 8-bit timer counter H1 is cleared, the TOH1 output becomes active, and the INTTMH1 signal is output.
- <4> If the CMP11 register value is changed, the value is latched and not transferred to the register. When the values of 8-bit timer counter H1 and the CMP11 register before the change match, the value is transferred to the CMP11 register and the CMP11 register value is changed (<2>').

However, three count clocks or more are required from when the CMP11 register value is changed to when the value is transferred to the register. If a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the values of 8-bit timer counter H1 and the CMP11 register after the change match, the TOH1 output becomes inactive. 8-bit timer counter H1 is not cleared and the INTTMH1 signal is not generated.
- Clearing the TMHE1 bit to 0 during timer H1 operation makes the INTTMH1 signal and TOH1 output inactive. <6>

CHAPTER 9 WATCHDOG TIMER

9.1 Functions of Watchdog Timer

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 14 RESET FUNCTION**.

Loop Detection Time								
During Low-Speed Internal oscillation Clock Operation	During System Clock Operation							
2 ¹¹ /f _{RL} (4.27 ms)	2 ¹³ /fx (819.2 μs)							
2 ¹² /f _{RL} (8.53 ms)	2 ¹⁴ /fx (1.64 ms)							
2 ^{¹3} /f _{RL} (17.07 ms)	2 ¹⁵ /fx (3.28 ms)							
2 ¹⁴ /f _{RL} (34.13 ms)	2 ¹⁶ /fx (6.55 ms)							
2¹⁵/f℞∟ (68.27 ms)	2 ¹⁷ /fx (13.11 ms)							
2 ¹⁶ /f _{RL} (136.53 ms)	2 ¹⁸ /fx (26.21 ms)							
2 ¹⁷ /f _{RL} (273.07 ms)	2 ¹⁹ /fx (52.43 ms)							
2 ¹⁸ /f _{RL} (546.13 ms)	2 ²⁰ /fx (104.86 ms)							

 Table 9-1. Loop Detection Time of Watchdog Timer

Remarks 1. fr.: Low-speed internal oscillation clock oscillation frequency

2. fx: Oscillation frequency of system clock

3. Figures in parentheses apply to operation at $f_{RL} = 480$ kHz (MAX.), fx = 10 MHz.

The operation mode of the watchdog timer (WDT) is switched according to the option byte setting of the on-chip low-speed internal oscillator as shown in Table 9-2.

	Option By	/te Setting
	Low-Speed Internal Oscillator Cannot Be Stopped	Low-Speed Internal Oscillator Can Be Stopped by Software
Watchdog timer clock source	Fixed to f _{RL} ^{Note 1} .	 Selectable by software (fx, fRL or stopped) When reset is released: fRL
Operation after reset	Operation starts with the maximum interval ($2^{18}/f_{\text{RL}}$).	Operation starts with the maximum interval $(2^{18}/f_{\text{RL}})$.
Operation mode selection	The interval can be changed only once.	The clock selection/interval can be changed only once.
Features	The watchdog timer cannot be stopped.	The watchdog timer can be stopped ^{Note 2} .

Table 9-2. Option Byte Setting and Watchdog Timer Operation Mode

Notes 1. As long as power is being supplied, low-speed internal oscillator cannot be stopped (except in the reset period).

- 2. The conditions under which clock supply to the watchdog timer is stopped differ depending on the clock source of the watchdog timer.
 - <1> If the clock source is fx, clock supply to the watchdog timer is stopped under the following conditions.
 - When fx is stopped
 - In HALT/STOP mode
 - During oscillation stabilization time
 - <2> If the clock source is fRL, clock supply to the watchdog timer is stopped under the following conditions.
 - If the CPU clock is fx and if fRL is stopped by software before execution of the STOP instruction
 - In HALT/STOP mode

Remarks 1. fral: Low-speed internal oscillation clock oscillation frequency


2. fx: Oscillation frequency of system clock


9.2 Configuration of Watchdog Timer

The watchdog timer consists of the following hardware.

Table 9-3. Configuration of Watchdog Timer

Item	Configuration
Control registers	Watchdog timer mode register (WDTM)
	Watchdog timer enable register (WDTE)





Remarks 1. fr.: Low-speed internal oscillation clock oscillation frequency

2. fx: System clock oscillation frequency

9.3 Registers Controlling Watchdog Timer

The watchdog timer is controlled by the following two registers.

- Watchdog timer mode register (WDTM)
- Watchdog timer enable register (WDTE)

(1) Watchdog timer mode register (WDTM)

This register sets the overflow time and operation clock of the watchdog timer.

This register can be set by an 8-bit memory manipulation instruction and can be read many times, but can be written only once after reset is released.

Reset signal generation sets this register to 67H.

Figure 9-2. Format of Watchdog Timer Mode Register (WDTM)

Address:	FF48H	After reset: 67H	I R/W					
Symbol	7	6	5	4	3	2	1	0
WDTM	0	1	1	WDCS4	WDCS3	WDCS2	WDCS1	WDCS0

	WDCS4 ^{Note 1}	WDCS3 ^{Note 1}	Operation clock selection
	0	0	Low-speed internal oscillation clock (fRL)
	0	1	System Clock (fx)
ſ	1	×	Watchdog timer operation stopped

WDCS2 ^{Note 2}	WDCS1 ^{Note 2}	WDCS0 ^{Note 2}	Overflow time setting			
			During low-speed internal oscillation clock operation	During system clock operation		
0	0	0	2 ¹¹ /f _{BL} (4.27 ms)	2 ¹³ /fx (819.2 μs)		
0	0	1	2 ¹² /f _{RL} (8.53 ms)	2 ¹⁴ /fx (1.64 ms)		
0	1	0	2 ¹³ /f _{RL} (17.07 ms)	2 ¹⁵ /fx (3.28 ms)		
0	1	1	2 ¹⁴ /f _{BL} (34.13 ms)	2 ¹⁶ /fx (6.55 ms)		
1	0	0	2 ¹⁵ /f _{RL} (68.27 ms)	2 ¹⁷ /fx (13.11 ms)		
1	0	1	2 ¹⁶ /f _{RL} (136.53 ms)	2 ¹⁸ /fx (26.21 ms)		
1	1	0	2 ¹⁷ /f _{RL} (273.07 ms)	2 ¹⁹ /fx (52.43 ms)		
1	1	1	2 ¹⁸ /f _{BL} (546.13 ms)	2 ²⁰ /fx (104.86 ms)		

- Notes 1. If "low-speed internal oscillator cannot be stopped" is specified by the option byte, this cannot be set. The low-speed internal oscillation clock will be selected no matter what value is written.
 - **2.** Reset is released at the maximum cycle (WDCS2, 1, 0 = 1, 1, 1).

- Cautions 1. Set bits 7, 6, and 5 to 0, 1, and 1, respectively. Do not set the other values.
 - 2. After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. However, at the first write, if "1" and "x" are set for WDCS4 and WDCS3 respectively and the watchdog timer is stopped, then the internal reset signal does not occur even if the following are executed.
 - Second write to WDTM
 - 1-bit memory manipulation instruction to WDTE
 - Writing of a value other than "ACH" to WDTE
 - 3. WDTM cannot be set by a 1-bit memory manipulation instruction.
 - 4. When using the flash memory programming by self programming, set the overflow time for the watchdog timer so that enough overflow time is secured (Example 1-byte writing: 200 μ s MIN., 1-block deletion: 10 ms MIN.).

Remarks 1. fRL: Low-speed internal oscillation clock oscillation frequency

- 2. fx: System clock oscillation frequency
- 3. ×: Don't care
- **4.** Figures in parentheses apply to operation at $f_{RL} = 480$ kHz (MAX.), fx = 10 MHz.

(2) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH.

Figure 9-3. Format of Watchdog Timer Enable Register (WDTE)

Address:	Address: FF49H After reset: 9AH		R/W					
Symbol	7	6	5	4	3	2	1	0
WDTE								

Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated.

- 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.
- 3. The value read from WDTE is 9AH (this differs from the written value (ACH)).

9.4 Operation of Watchdog Timer

9.4.1 Watchdog timer operation when "low-speed internal oscillator cannot be stopped" is selected by option byte


The operation clock of watchdog timer is fixed to low-speed internal oscillation clock.


After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1). The watchdog timer operation cannot be stopped.

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - Operation clock: Low-speed internal oscillation clock
 - Cycle: $2^{18}/f_{RL}$ (546.13 ms: operation with $f_{RL} = 480$ kHz (MAX.))
 - · Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction^{Notes 1, 2}.
 - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- **Notes 1.** The operation clock (low-speed internal oscillation clock) cannot be changed. If any value is written to bits 3 and 4 (WDCS3, WDCS4) of WDTM, it is ignored.
 - 2. As soon as WDTM is written, the counter of the watchdog timer is cleared.
- Caution In this mode, operation of the watchdog timer cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the low-speed internal oscillation clock can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.

A status transition diagram is shown below





9.4.2 Watchdog timer operation when "low-speed internal oscillator can be stopped by software" is selected by option byte

The operation clock of the watchdog timer can be selected as either the low-speed internal oscillation clock or the system clock.

After reset is released, operation is started at the maximum cycle of the low-speed internal oscillation clock (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1).

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - Operation clock: Low-speed internal oscillation clock
 - Cycle: 2^{18} /f_{RL} (546.13 ms: operation with f_{RL} = 480 kHz (MAX.))
 - Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction^{Notes 1, 2, 3}.
 - Operation clock: Any of the following can be selected using bits 3 and 4 (WDCS3 and WDCS4). Low-speed internal oscillation clock (fRL)
 - System clock (fx)

Watchdog timer operation stopped

- Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.

Notes 1. As soon as WDTM is written, the counter of the watchdog timer is cleared.

- 2. Set bits 7, 6, and 5 to 0, 1, 1, respectively. Do not set the other values.
- 3. At the first write, if the watchdog timer is stopped by setting WDCS4 and WDCS3 to 1 and \times , respectively, an internal reset signal is not generated even if the following processing is performed.
 - WDTM is written a second time.
 - A 1-bit memory manipulation instruction is executed to WDTE.
 - A value other than ACH is written to WDTE.
- Caution In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution. After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.

For the watchdog timer operation during STOP mode and HALT mode in each status, see **9.4.3 Watchdog timer** operation in STOP mode and **9.4.4 Watchdog timer operation in HALT mode**.

A status transition diagram is shown below.




Figure 9-5. Status Transition Diagram When "Low-Speed Internal Oscillator Can Be Stopped by Software" Is Selected by Option Byte


9.4.3 Watchdog timer operation in STOP mode (when "low-speed internal oscillator can be stopped by software" is selected by option byte)

The watchdog timer stops counting during STOP instruction execution regardless of whether the system clock or low-speed internal oscillation clock is being used.

(1) When the watchdog timer operation clock is the clock to peripheral hardware (fx) when the STOP instruction is executed


When STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, operation stops for 34 μ s (TYP.) (after waiting for the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) after operation stops in the case of crystal/ceramic oscillation) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 9-6. Operation in STOP Mode (WDT Operation Clock: Clock to Peripheral Hardware)



<1> CPU clock: Crystal/ceramic oscillation clock

<2> CPU clock: High-speed internal oscillation clock or external clock input




Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

(2) When the watchdog timer operation clock is the low-speed internal oscillation clock (fRL) when the STOP instruction is executed


When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, operation stops for 34 μ s (TYP.) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.


Figure 9-7. Operation in STOP Mode (WDT Operation Clock: Low-Speed Internal Oscillation Clock)



<1> CPU clock: Crystal/ceramic oscillation clock

<2> CPU clock: High-speed internal oscillation clock or external clock input





9.4.4 Watchdog timer operation in HALT mode (when "low-speed internal oscillator can be stopped by software" is selected by option byte)

The watchdog timer stops counting during HALT instruction execution regardless of whether the operation clock of the watchdog timer is the system clock (f_x) or low-speed internal oscillation clock (f_{RL}). After HALT mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.




Figure 9-8. Operation in HALT Mode

CHAPTER 10 A/D CONVERTER

10.1 Functions of A/D Converter


The A/D converter converts an analog input signal into a digital value, and consists of up to four channels (ANI0 to ANI3) with a resolution of 10 bits.

The A/D converter has the following function.

• 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one channel selected from analog inputs ANI0 to ANI3. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Figure 10-1 shows the timing of sampling and A/D conversion, and Table 10-1 shows the sampling time and A/D conversion time.





Note 2 or 3 clocks are required from the ADCS rising to sampling start.

Reference	Sampling	Conversion	fxp = 8	8 MHz	fxp = 1	0 MHz	FR2	FR1	FR0
Voltage Range ^{№te 1}	Time ^{Note 2}	Time ^{Note 3}	Sampling Time ^{Note 2}	Conversion Time ^{Note 3}	Sampling Time ^{Note 2}	Conversion Time ^{Note 3}			
$AV_{REF} \geq 4.5 \ V$	12/f _{XP}	36/fxp	1.5 <i>µ</i> s	4.5 <i>μ</i> s	1.2 <i>μ</i> s	3.6 <i>µ</i> s	0	0	0
$AV_{REF} \geq 4.0 \ V$	24/f _{XP}	72/fxp	3.0 <i>µ</i> s	9.0 <i>µ</i> s	2.4 <i>μ</i> s	7.2 <i>μ</i> s	1	0	0
$AV_{REF} \geq 2.85 \ V$	96/fxp	144/fxp	12.0 <i>µ</i> s	18.0 <i>µ</i> s	9.6 <i>µ</i> s	14.4 <i>μ</i> s	1	1	0
	48/fxp	96/fxp	6.0 <i>µ</i> s	12.0 <i>µ</i> s	4.8 <i>μ</i> s	9.6 <i>μ</i> s	1	0	1
	48/fxp	72/fxp	6.0 <i>µ</i> s	9.0 <i>µ</i> s	4.8 <i>μ</i> s	7.2 <i>μ</i> s	0	1	0
	24/fxp	48/fxp	3.0 <i>µ</i> s	6.0 <i>µ</i> s	Setting prohibited Note 4 (2.4 µs)	Setting prohibited Note 4 (4.8 µS)	0	0	1
$AV_{REF} \geq 2.7 \ V$	176/fxp	224/fxp	22.0 <i>µ</i> s	28.0 <i>µ</i> s	17.6 <i>μ</i> s	22.4 <i>µ</i> s	1	1	1
	88/fxp	112/fxp	11.0 <i>μ</i> s	14.0 <i>μ</i> s	Setting prohibited ^{Note 4} (8.8 μs)	Setting prohibited Note 4 (11.2 µs)	0	1	1

Table 10-1. Sampling Time and A/D Conversion Time

Notes 1. Be sure to set the FR2, FR1, and FR0, in accordance with the reference voltage so that **Notes 2** and **3** below are satisfied.

Example When AVREF \geq 2.7 V, fxP = 8 MHz

- The sampling time is 11.0 μ s or more and the A/D conversion time is 14.0 μ s or more and 100 μ s or less.
- Set FR2, FR1, and FR0 = 0, 1, 1 or 1, 1, 1.
- 2. Set the sampling time as follows.
 - AVREF \geq 4.5 V: 1.0 μ s or more
 - AVREF \geq 4.0 V: 2.4 μ s or more
 - AVREF ≥ 2.85 V: 3.0 µs or more
 - AVREF \geq 2.7 V: 11.0 μ s or more
- 3. Set the A/D conversion time as follows.
 - AVREF \geq 4.5 V: 3.0 μ s or more and less than 100 μ s
 - AVREF \geq 4.0 V: 4.8 μ s or more and less than 100 μ s
 - AVREF \geq 2.85 V: 6.0 μ s or more and less than 100 μ s
 - AVREF \geq 2.7 V: 14.0 μ s or more and less than 100 μ s
- 4. Setting is prohibited because the values do not satisfy the condition of Notes 2 or 3.
- Caution The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 2 and 3 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator).
- Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware
 - **2.** The conversion time refers to the total of the sampling time and the time from successively comparing with the sampling value until the conversion result is output.

Figure 10-2 shows the block diagram of A/D converter.




Figure 10-2. Block Diagram of A/D Converter

Caution In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

10.2 Configuration of A/D Converter

The A/D converter consists of the following hardware.

(1) ANI0 to ANI3 pins

These are the analog input pins of the 4-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin by the analog input channel specification register (ADS) can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples the input signal of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled analog input voltage value during A/D conversion.

(3) D/A converter

The D/A converter is connected between AVREF and Vss, and generates a voltage to be compared with the analog input signal.

(4) Voltage comparator

The voltage comparator compares the sampled analog input voltage and the output voltage of the D/A converter.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage and the voltage of the D/A converter, and converts the result, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

(6) 10-bit A/D conversion result register (ADCR)

The result of A/D conversion is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the result of A/D conversion in its lower 10 bits (the higher 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The result of A/D conversion is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register holds the result of A/D conversion in its higher 8 bits.

(8) Controller

When A/D conversion has been completed, INTAD is generated.

(9) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. When the A/D converter is not used, connect this pin to V_{DD}.

The signal input to ANI0 to ANI3 is converted into a digital signal, based on the voltage applied across AV_{REF} and Vss.

(10) Vss pin

This is the ground potential pin.

In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

(11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

(12) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

(13) Port mode control register 2 (PMC2)

This register is used when the P20/ANI0 to P23/ANI3 pins are used as the analog input pins of the A/D converter.

10.3 Registers Used by A/D Converter

The A/D converter uses the following six registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Port mode control register 2 (PMC2)
- Port mode register 2 (PM2)

(1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 10-3. Format of A/D Converter Mode Register (ADM)

Address: FF80H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	<0>	
ADM	ADCS	0	FR2	FR1	FR0	0	0	ADCE	
	ADCS		A/D conversion operation control						
	0	Stops convers	Stops conversion operation						

1^{Note 1} Starts conversion operation

FR2	FR1	FR0	Reference	Sampling	Conversion	fxp = 8	3 MHz	fxp = 1	0 MHz
			Voltage	Time ^{Note 3}	Time ^{№te 4}	Sampling	Conversion	Sampling	Conversion
			Range ^{Note 2}			Time ^{Note 3}	Time ^{Note 4}	Time ^{Note 3}	Time ^{Note 4}
0	0	0	$AV_{REF} \ge$	12/fxp	36/fxp	1.5 <i>μ</i> s	4.5 <i>μ</i> s	1.2 <i>μ</i> s	3.6 <i>µ</i> s
			4.5 V						
1	0	0	AVREF ≥	24/fxp	72/fxp	3.0 <i>µ</i> s	9.0 <i>µ</i> s	2.4 <i>μ</i> s	7.2 <i>μ</i> s
			4.0 V						
1	1	0	AVREF≥	96/fxp	144/f _{XP}	12.0 <i>µ</i> s	18.0 <i>µ</i> s	9.6 <i>µ</i> s	14.4 <i>µ</i> s
1	0	1	2.85 V	48/f xP	96/fxp	6.0 <i>μ</i> s	12.0 <i>µ</i> s	4.8 <i>µ</i> s	9.6 <i>µ</i> s
0	1	0		48/f xP	72/fxp	6.0 <i>μ</i> s	9.0 <i>µ</i> s	4.8 <i>µ</i> s	7.2 <i>μ</i> s
0	0	1		24/fxp	48/fxp	3.0 <i>µ</i> s	6.0 <i>μ</i> s	Setting	Setting
								prohibited	prohibited
								Note5	Note5
								(2.4 <i>µ</i> s)	(4.8 <i>µ</i> s)
1	1	1	$AV_{REF} \geq$	176/fxp	224/f _{XP}	22.0 <i>µ</i> s	28.0 <i>µ</i> s	17.6 <i>µ</i> s	22.4 <i>µ</i> s
0	1	1	2.7 V	88/fxp	112/fxp	11.0 <i>µ</i> s	14.0 <i>µ</i> s	Setting	Setting
								prohibited	prohibited
								Note5	Note5
								(8.8 <i>µ</i> s)	(11.2 <i>µ</i> s)

ADCE	Comparator operation control ^{Note6}
0 ^{Note 1}	Stops operation of comparator
1	Enables operation of comparator

Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware

2. The conversion time refers to the total of the sampling time and the time from successively comparing with the sampling value until the conversion result is output.


Note 1. Even when the ADCE = 0 (comparator operation stopped), the A/D conversion operation starts if the ADCS is set to 1. However, the first conversion data is out of the guaranteed-value range, so ignore it.

- **Notes** 2. Be sure to set the FR2, FR1, and FR0, in accordance with the reference voltage so that **Notes 2** and **3** below are satisfied.
 - Example When AVREF \geq 2.7 V, fxP = 8 MHz
 - The sampling time is 11.0 μs or more and the A/D conversion time is 14.0 μs or more and 100 μs or less.
 - Set FR2, FR1, and FR0 = 0, 1, 1 or 1, 1, 1.
 - 3. Set the sampling time as follows.
 - AV_{REF} \geq 4.5 V: 1.0 μ s or more
 - AVREF \geq 4.0 V: 2.4 μ s or more
 - AVREF \ge 2.85 V: 3.0 μ s or more
 - AVREF \geq 2.7 V: 11.0 μ s or more
 - 4. Set the A/D conversion time as follows.
 - AVREF \geq 4.5 V: 3.0 μ s or more and less than 100 μ s
 - AVREF \geq 4.0 V: 4.8 μ s or more and less than 100 μ s
 - AV_{REF} ≥ 2.85 V: 6.0 μs or more and less than 100 μs
 - AVREF \geq 2.7 V: 14.0 μ s or more and less than 100 μ s
 - 5. Setting is prohibited because the values do not satisfy the condition of Notes 3 or 4.
 - **6.** The operation of the comparator is controlled by ADCS and ADCE, and it takes 1 μ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 μ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. If the ADCS is set to 1 without waiting for 1 μ s or longer, ignore the first conversion data.

Table 10-2. Settings of ADCS and ADCE

ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (only comparator consumes power)
1	×	Conversion mode

Figure 10-4. Timing Chart When Comparator Is Used



- **Note** The time from the rising of the ADCE bit to the rising of the ADCS bit must be 1 μ s or longer to stabilize the internal circuit.
- Caution 1. The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 2 and 3 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator).

- Cautions 2. If a bit other than ADCS of ADM is manipulated while A/D conversion is stopped (ADCS = 0) and then A/D conversion is started, execute two NOP instructions or an instruction equivalent to two machine cycles, and set ADCS to 1.
 - 3. A/D conversion must be stopped (ADCS = 0) before rewriting bits FR0 to FR2.
 - 4. Be sure to clear bits 6, 2, and 1 to 0.

(2) Analog input channel specification register (ADS)

This register specifies the input port of the analog voltage to be A/D converted. ADS can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-5. Format of Analog Input Channel Specification Register (ADS)

Address:	FF81H	After re:	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	0	ADS1	ADS0
			- ·			-		
	ADS1	ADS0		Analog	input cha	nnel spec	ification	
	0	0	ANI0					
	0	1	ANI1					
	1	0	ANI2					
	1	1	ANI3					

Caution Be sure to clear bits 2 to 7 of ADS to 0.

(3) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The higher six bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored in ADCR in order starting from bit 1 of FF19H. FF19H indicates the higher 2 bits of the conversion result, and FF18H indicates the lower 8 bits of the conversion result.

ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation makes ADCR undefined.

Figure 10-6. Format of 10-bit A/D Conversion Result Register (ADCR)

	Addres	s: FF18	3H, FF1	9H A	fter res	et: Uno	defined	R					
Symbol				FF1	9H					FF1	8H		
ADCR	0	0	0	0	0	0							

Caution When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.

(4) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. It stores the higher 8 bits of a 10-bit resolution result.

ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation makes ADCRH undefined.

Figure 10-7. Format of 8-bit A/D Conversion Result Register (ADCRH)

Address: F	F1AH	After reset:	Undefined	R				
Symbol	7	6	5	4	3	2	1	0
ADCRH								

(5) Port mode control register 2 (PMC2) and port mode register 2 (PM2)

When using the P20/ANI0 to P23/ANI3 pins for analog input, set PMC20 to PMC23 and PM20 to PM23 to 1. At this time, the output latches of P20 to P23 may be 0 or 1.

PMC2 and PM2 are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears PMC2 to 00H and sets PM2 to FFH.

Figure 10-8. Format of Port Mode Control Register 2 (PMC2)

Address: FF84H	After reset: 00H	R/W

Symbol	7	6	5	4	3	2	1	0
PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20

PMC2n	Operation mode specification (n = 0 to 3)			
0	Port mode			
1	A/D converter mode			

Caution When PMC20 to PMC23 are set to 1, the P20/ANI0 to P23/ANI3 pins cannot be used as port pins. Be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.

Figure 10-9. Format of Port Mode Register 2 (PM2)

Address:	FF22H	After reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20

PM2n	P2n pin I/O mode selection (n = 0 to 3)			
0	Dutput mode (output buffer on)			
1	nput mode (output buffer off)			

10.4 A/D Converter Operations

10.4.1 Basic operations of A/D converter

- <1> Set ADCE to 1.
- <2> Select one channel for A/D conversion using the analog input channel specification register (ADS), and select the conversion time using FR2 to FR0.
- <3> Execute two NOP instructions or an instruction equivalent to two machine cycles.
- <4> Set ADCS to 1 and start the conversion operation. (<5> to <11> are operations performed by hardware.)
- <5> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <6> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation has ended.
- <7> Bit 9 of the successive approximation register (SAR) is set. The D/A converter voltage tap is set to (1/2) AVREF by the tap selector.
- <8> The voltage difference between the D/A converter voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AV_{REF}, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AV_{REF}, the MSB is reset to 0.
- <9> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The D/A converter voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF
 - Bit 9 = 0: (1/4) AVREF

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage ≥ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <10> Comparison is continued in this way up to bit 0 of SAR.
- <11> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.

<12> Repeat steps <5> to <11>, until ADCS is cleared to 0.


To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <3>. To restart A/D conversion from the status of ADCE = 0, however, start from <1> (when not changing the channel and conversion time, skip step <2>).

Cautions 1. Make sure the period of <1> to <4> is 1 μ s or more.

- 2. It is no problem if the order of <1> and <2> is reversed.
- Remark The following two types of A/D conversion result registers can be used.
 - ADCR (16 bits): Stores a 10-bit A/D conversion value.
 - ADCRH (8 bits): Stores an 8-bit A/D conversion value.





A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to ADM or the analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation makes the A/D conversion result register (ADCR, ADCRH) undefined.

10.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI3) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

$$ADCR = INT (\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5)$$

or

$$(ADCR - 0.5) \times \frac{AV_{REF}}{1024} \le V_{AIN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses

VAIN: Analog input voltage

AVREF: AVREF pin voltage

ADCR: 10-bit A/D conversion result register (ADCR) value

Figure 10-11 shows the relationship between the analog input voltage and the A/D conversion result.




Figure 10-11. Relationship Between Analog Input Voltage and A/D Conversion Result

Input voltage/AV_{REF}

10.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI3 by the analog input channel specification register (ADS) and A/D conversion is executed.

(1) A/D conversion operation

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has started and when one A/D conversion has been completed, the next A/D conversion operation is immediately started. The A/D conversion operations are repeated until new data is written to ADS.

If ADM or ADS is written during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result is undefined.




Figure 10-12. A/D Conversion Operation

Remarks 1. n = 0 to 3 **2.** m = 0 to 3 The setting method is described below.

- <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
- <2> Select the channel and conversion time using bits 1 and 0 (ADS1, ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
- <3> Execute two NOP instructions or an instruction equivalent to two machine cycles.
- <4> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
- <5> An interrupt request signal (INTAD) is generated.
- <6> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Change the channel>

- <7> Change the channel using bits 1 and 0 (ADS1, ADS0) of ADS.
- <8> An interrupt request signal (INTAD) is generated.
- <9> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Complete A/D conversion>

<10> Clear ADCS to 0.

<11> Clear ADCE to 0.

Cautions 1. Make sure the period of <1> to <4> is 1 μ s or more.

- 2. It is no problem if the order of <1> and <2> is reversed.
- 3. <1> can be omitted. However, ignore the data resulting from the first conversion after <4> in this case.
- 4. The period from <5> to <8> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <7> to <8> is the conversion time set using FR2 to FR0.

10.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of ±1/2LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.




Figure 10-13. Overall Error

Figure 10-14. Quantization Error

(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.




Figure 10-15. Zero-Scale Error

Figure 10-16. Full-Scale Error






Figure 10-18. Differential Linearity Error






(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



10.6 Cautions for A/D Converter

(1) Operating current in STOP mode

To satisfy the DC characteristics of the supply current in the STOP mode, clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 before executing the STOP instruction.

(2) Input range of ANI0 to ANI3

Observe the rated range of the ANI0 to ANI3 input voltage. If a voltage of AVREF or higher and Vss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

(3) Conflicting operations

- <1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR, ADCRH read by instruction upon the end of conversion ADCR, ADCRH read has priority. After the read operation, the new conversion result is written to ADCR, ADCRH.
- <2> Conflict between ADCR, ADCRH write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion ADM or ADS write has priority. ADCR, ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

- To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and ANIO to ANI3 pins.
- <1> Connect a capacitor with a low equivalent resistance and a high frequency response to the power supply.
- <2> Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 10-19, to reduce noise.
- <3> Do not switch the A/D conversion function of the ANI0 to ANI3 pins to their alternate functions during conversion.
- <4> The conversion accuracy can be improved by setting HALT mode immediately after the conversion starts.




Figure 10-19. Analog Input Pin Connection

(5) ANI0/P20 to ANI3/P23

- <1> The analog input pins (ANI0 to ANI3) are also used as I/O port pins (P20 to P23). When A/D conversion is performed with any of ANI0 to ANI3 selected, do not access P20 to P23 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

(6) Input impedance of ANI0 to ANI3 pins

In this A/D converter, the internal sampling capacitor is charged and sampling is performed during sampling time. Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates both during sampling and otherwise.

If the shortest conversion time of the reference voltage is used, to perform sufficient sampling, it is recommended to make the output impedance of the analog input source 1 k Ω or lower, or attach a capacitor of around 0.01 μ F to 0.1 μ F to the ANI0 to ANI3 pins (see **Figure 10-19**).

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 10-20. Timing of A/D Conversion End Interrupt Request Generation

2. m = 0 to 3

(8) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation


When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.

(10) Operating current at conversion waiting mode

The DC characteristic of the operating current during the STOP mode is not satisfied due to the conversion waiting mode (only the comparator consumes power), when bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) are set to 0 and 1 respectively.

(11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.






Table 10-3. Resistance and Capacitance Values (Reference Values) of Equivalent Circuit

AVREF	Rout	Rıℕ	Соит	CIN
$4.5~V \leq AV_{\text{REF}} \leq 5.5~V$	1 kΩ	3 kΩ	8 pF	15 pF
$2.7~V \leq AV_{\text{REF}} < 4.5~V$	1 kΩ	60 kΩ	8 pF	15 pF

Remarks 1. The resistance and capacitance values shown in Table 10-3 are not guaranteed values.

- **2.** n = 0 to 3
- 3. ROUT: Allowable signal source impedance
 - RIN: Analog input equivalent resistance
 - CIN: Analog input equivalent capacitance
 - COUT: Internal pin capacitance

CHAPTER 11 SERIAL INTERFACE UART6

11.1 Functions of Serial Interface UART6

Serial interface UART6 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 11.4.1 Operation stop mode.

(2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see **11.4.2** Asynchronous serial interface (UART) mode and **11.4.3** Dedicated baud rate generator.

- Two-pin configuration TxD6: Transmit data output pin RxD6: Receive data input pin
- Data length of communication data can be selected from 7 or 8 bits.
- Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Synchronous break field transmission from 13 to 20 bits
- More than 11 bits can be identified for synchronous break field reception (SBF reception flag provided).
- Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.
 - 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
 - 3. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is incorporated in LIN.

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 11-1 and 11-2 outline the transmission and reception operations of LIN.




Figure 11-1. LIN Transmission Operation

Notes 1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.

- The synchronous break field is output by hardware. The output width is equal to the bit length set by bits 4 to 2 (SBL62 to SBL60) of asynchronous serial interface control register 6 (ASICL6) (see 11.4.2 (2) (h) SBF transmission).
- 3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

Remark The interval between each field is controlled by software.




Figure 11-2. LIN Reception Operation

The flow for reception processing is described below.

- <1> The wakeup signal is detected at the edge of the pin, and enables UART6 and sets the SBF reception mode.
- <2> Reception continues until the STOP bit is detected. When an SBF with low-level data of 11 bits or more has been detected, it is assumed that SBF reception has been completed correctly, and an interrupt request signal is output. If an SBF with low-level data of less than 11 bits has been detected, it is assumed that an SBF reception error has occurred. The interrupt request signal is not output and the SBF reception mode is restored.
- <3> If SBF reception has been completed correctly, an interrupt request signal is output. Start the 16-bit timer/event counter 00 during SBF reception completion interrupt processing, and measure the bit width (pulse width) of the sync field (refer to 6.4.3 Pulse width measurement operations). Detection of errors OVE6, PE6, and FE6 is suppressed, and error detection processing of UART communication and data transfer of the shift register and RXB6 is not performed. The shift register holds the reset value FFH.
- <4> Calculate the baud rate error from the bit interval of the synchronous field, disable UART6 after SF reception, and then re-set baud rate generator control register 6 (BRGC6).
- <5> Distinguish the checksum field by software. Also perform processing by software to initialize UART6 after reception of the checksum field and to set the SBF reception mode again.

Figure 11-3 illustrates the port configuration for LIN reception operation.

The wakeup signal transmitted from the LIN master is received by detecting the edge of the external interrupt (INTP0). The length of the synchronous field transmitted from the LIN master can be measured using the external event capture operation of 16-bit timer/event counter 00, and the baud rate error can be calculated.

The input signal of the reception port input (RxD6) can be input to the external interrupt (INTP0) and 16-bit timer/event counter 00 by port input switch control (ISC0/ISC1), without connecting RxD6 and INTP0/TI000 externally.




Figure 11-3. Port Configuration for LIN Reception Operation

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (see Figure 11-11)

The peripheral functions used in the LIN communication operation are shown below. <Peripheral functions used>


- External interrupt (INTP0); wakeup signal detection
 Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
 - Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the synchronous field (SF) length and divides it by the number of bits.
- Serial interface UART6

11.2 Configuration of Serial Interface UART6

Serial interface UART6 consists of the following hardware.

Item	Configuration					
Registers	Receive buffer register 6 (RXB6)					
	Receive shift register 6 (RXS6)					
	Transmit buffer register 6 (TXB6)					
	Transmit shift register 6 (TXS6)					
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6)					
	Asynchronous serial interface reception error status register 6 (ASIS6)					
	Asynchronous serial interface transmission status register 6 (ASIF6)					
	Clock selection register 6 (CKSR6)					
	Baud rate generator control register 6 (BRGC6)					
	Asynchronous serial interface control register 6 (ASICL6)					
	Input switch control register (ISC)					
	Port mode register 4 (PM4)					
	Port register 4 (P4)					

Table 11-1. Configuration of Serial Interface UART6





Note Selectable with input switch control register (ISC).

(1) Receive buffer register 6 (RXB6)

This 8-bit register stores parallel data converted by receive shift register 6 (RXS6).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 6 (RXS6). If the data length is set to 7 bits, data is transferred as follows.

- In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
- In MSB-first reception, the receive data is transferred to bits 7 to 1 of RXB6 and the LSB of RXB6 is always 0. If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.

RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register. Reset signal generation sets this register to FFH.

Caution Reception enable status is entered, after having set RXE6 to 1 and one clock of the base clock (fxcLK6) has elapsed.

(2) Receive shift register 6 (RXS6)

This register converts the serial data input to the RxD6 pin into parallel data. RXS6 cannot be directly manipulated by a program.

(3) Transmit buffer register 6 (TXB6)

This buffer register is used to set transmit data. Transmission is started when data is written to TXB6. If the data length is set to 7 bits:

- In LSB-fast transmission, data is transferred to bits 0 to 6 of TXB6, and the MSB of TXB6 is not transmitted.
- In MSB-fast transmission, data is transferred to bits 7 to 1 of TXB6, and the LSB of TXB6 is not transmitted.

This register can be read or written by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

- Cautions 1. When starting transmission, write transmit data to TXB6, after having set TXE6 to 1 and a wait of one clock or more of the base clock (fxcLK6) has been performed.
 - 2. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.
 - 3. Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1). When outputting same values in continuous transmission, be sure to confirm that TXBF6 is 0 before writing the same values to TXB6.

(4) Transmit shift register 6 (TXS6)

This register transmits the data transferred from TXB6 from the TxD6 pin as serial data. Data is transferred from TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the TxD6 pin at the falling edge of the base clock.

TXS6 cannot be directly manipulated by a program.

11.3 Registers Controlling Serial Interface UART6

Serial interface UART6 is controlled by the following nine registers.

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 4 (PM4)
- Port register 4 (P4)

(1) Asynchronous serial interface operation mode register 6 (ASIM6)

This 8-bit register controls the serial communication operations of serial interface UART6. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

Figure 11-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)

Address: FF90H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

F	POWER6	Enabling/disabling operation of internal operation clock					
	0 ^{Note 1}	Disable operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .					
	1 ^{Note 3}	Enable operation of the internal operation clock					

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to the high level when POWER6 is cleared to 0 during a transmission.
 - Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.
 - **3.** A base clock (fxcLK6) is supplied as the internal operation clock when the POWER6 bit is set to 1 and one clock of the base clock (fxcLK6) has elapsed.

Remark ASIM6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 11-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)

TXE6 ^{Note 1}	Enabling/disabling transmission				
0	Disable transmission (synchronously reset the transmission circuit).				
1	Enable transmission				

RXE6 ^{Note 2}	Enabling/disabling reception			
0	Disable reception (synchronously reset the reception circuit).			
1	Enable reception			

PS61	PS60	Transmission operation	Reception operation
0	0	Parity bit not output.	Reception without parity
0	1	Output 0 parity.	Reception as 0 parity ^{Note 3}
1	0	Output odd parity.	Judge as odd parity.
1	1	Output even parity.	Judge as even parity.

CL6	Specification of character length of transmit/receive data			
0	haracter length of data = 7 bits			
1	naracter length of data = 8 bits			

SL6	Specification of number of stop bits of transmit data			
0	Number of stop bits = 1			
1	Number of stop bits = 2			

ISRM6	Enabling/disabling occurrence of reception completion interrupt in case of error			
0	"INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).			
1	"INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).			

- Notes 1. TXE6 is synchronized by the base clock (fxcLk6) set by CKSR6. When re-enabling transmission operation, set TXE6 to 1 after having set TXE6 to 0 and one clock of the base clock (fxcLk6) has elapsed. If TXE6 is set to 1 before one clock of the base clock (fxcLk6) has elapsed, the transmission circuit may not able to be initialized.
 - 2. RXE6 is synchronized by the base clock (fxcLK6) set by CKSR6. When re-enabling reception operation, set RXE6 to 1 after having set RXE6 to 0 and one clock of the base clock (fxcLK6) has elapsed. If RXE6 is set to 1 before one clock of the base clock (fxcLK6) has elapsed, the reception circuit may not be able to be initialized.
 - **3.** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.
- Caution 1. At startup, transmission operation is started by setting TXE6 to 1 after having set POWER6 to 1, then setting the transmit data to TXB6 after having waited for one clock or more of the base clock (fxcLk6). When stopping transmission operation, set POWER6 to 0 after having set TXE6 to 0.

- Cautions 2. At startup, reception enable status is entered by setting RXE6 to 1 after having set POWER6 to 1 and one clock of the base clock (fxcLK6) has elapsed. When stopping reception operation, set POWER6 to 0 after having set RXE6 to 0.
 - 3. Set POWER6 = 1 \rightarrow RXE6 = 1 in a state where a high level has been input to the RxD6 pin. If POWER6 = 1 \rightarrow RXE6 = 1 is set during low-level input, reception is started and correct data will not be received.
 - 4. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
 - 5. Fix the PS61 and PS60 bits to 0 when the interface is used for LIN communication operation.
 - 6. Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
 - 7. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.

(2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H if bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 0. 00H is read when this register is read.

Figure 11-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF93H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS6	0	0	0	0	0	PE6	FE6	OVE6

PE6	Status flag indicating parity error			
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read			
1 If the parity of transmit data does not match the parity bit on completion of reception				

FE6	Status flag indicating framing error						
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read						
1	If the stop bit is not detected on completion of reception						

OVE6	Status flag indicating overrun error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If receive data is set to the RXB register and the next reception operation is completed before the data is read.

Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).

- 2. The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
- 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
- 4. Be sure to read ASIS6 before reading receive buffer register 6 (RXB6).

(3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H if bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 0.

Figure 11-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

Address: FF95H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIF6	0	0	0	0	0	0	TXBF6	TXSF6

TXBF6	Transmit buffer data flag
0	If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6)
1	If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)

TXSF6	Transmit shift register data flag
0	If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register 6 (TXB6) after completion of transfer
1	If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)

- Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.
 - 2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

(4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6. CKSR6 can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 11-8. Format of Clock Selection Register 6 (CKSR6)

Address: FF96H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60

TPS63	TPS62	TPS61	TPS60	Base clock (fxcLK6) selection
0	0	0	0	fxp (10 MHz)
0	0	0	1	fxp/2 (5 MHz)
0	0	1	0	fxp/2 ² (2.5 MHz)
0	0	1	1	fxp/2 ³ (1.25 MHz)
0	1	0	0	fxp/2 ⁴ (625 kHz)
0	1	0	1	fxp/2 ⁵ (312.5 kHz)
0	1	1	0	fx¤/2 ⁶ (156.25 kHz)
0	1	1	1	f _{xP} /2 ⁷ (78.13 kHz)
1	0	0	0	f _{xP} /2 ^s (39.06 kHz)
1	0	0	1	f _{xP} /2 [°] (19.53 kHz)
1	0	1	0	f _{xP} /2 ¹⁰ (9.77 kHz)
1	0	1	1	f _{xP} /2 ¹¹ (4.89 kHz)
	Other that	an above	-	Setting prohibited

Caution Make sure POWER6 = 0 when rewriting TPS63 to TPS60.

Remarks 1. Figures in parentheses are for operation with $f_{XP} = 10 \text{ MHz}$

2. fxp: Oscillation frequency of clock to peripheral hardware

Remark CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

(5) Baud rate generator control register 6 (BRGC6)

This register sets the division value of the 8-bit counter of serial interface UART6. BRGC6 can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to FFH.

Figure 11-9. Format of Baud Rate Generator Control Register 6 (BRGC6)

Address: FF97H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
BRGC6	MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60

MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60	k	Output clock selection of 8-bit counter
0	0	0	0	0	×	×	×	×	Setting prohibited
0	0	0	0	1	0	0	0	8	fxclk6/8
0	0	0	0	1	0	0	1	9	fxclk6/9
0	0	0	0	1	0	1	0	10	fxclk6/10
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	0	252	fxclк6/252
1	1	1	1	1	1	0	1	253	fxclк6/253
1	1	1	1	1	1	1	0	254	fxclк6/254
1	1	1	1	1	1	1	1	255	fxclk6/255

- Cautions 1. Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.
 - 2. The baud rate is the output clock of the 8-bit counter divided by 2.
- Remarks 1. fxclk6: Frequency of base clock selected by the TPS63 to TPS60 bits of CKSR6 register
 - 2. k: Value set by MDL67 to MDL60 bits (k = 8, 9, 10, ..., 255)
 - 3. \times : Don't care

Remark BRGC6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

(6) Asynchronous serial interface control register 6 (ASICL6)

This register controls the serial communication operations of serial interface UART6. ASICL6 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 16H.

Caution ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1), if 0 data has been written to ASICL6 by SBRT6 and SBTT6.

Figure 11-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (1/2)

Address: FF98H After reset: 16H R/W^{Note}

Symbol	<7>	<6>	5	4	3	2	1	0
ASICL6	SBRF6	SBRT6	SBTT6	SBL62	SBL61	SBL60	DIR6	TXDLV6

SBRF6	SBF reception status flag						
0	If POWER6 = 0 and RXE6 = 0 or if SBF reception has been completed correctly						
1	SBF reception in progress						

SBRT6	SBF reception trigger
0	_
1	SBF reception trigger

SBTT6	SBF transmission trigger
0	_
1	SBF transmission trigger

Note Bit 7 is read-only.

SBL62	SBL61	SBL60	SBF transmission output width control
1	0	1	SBF is output with 13-bit length.
1	1	0	SBF is output with 14-bit length.
1	1	1	SBF is output with 15-bit length.
0	0	0	SBF is output with 16-bit length.
0	0	1	SBF is output with 17-bit length.
0	1	0	SBF is output with 18-bit length.
0	1	1	SBF is output with 19-bit length.
1	0	0	SBF is output with 20-bit length.

Figure 11-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (2/2)

[DIR6	Specification of first bit
	0	MSB
	1	LSB

TXDLV6	Enabling/disabling inverting TxD6 output				
0	Normal output of TxD6				
1	Inverted output of TxD6				

- Cautions 1. In the case of an SBF reception error, return to SBF reception mode again. The status of the SBRF6 flag will be held (1). For details on SBF reception refer to (2) (i) SBF reception in 11.4.2 Asynchronous serial interface (UART) mode described later.
 - Before setting the SBRT6 bit to 1, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 =

 Moreover, after setting the SBRT6 bit to 1, do not clear the SBRT6 bit to 0 before the SBF
 reception ends (an interrupt request signal is generated).
 - 3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.
 - Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 =

 Moreover, after setting the SBTT6 bit to 1, do not clear the SBTT6 bit to 0 before the SBF transmission ends (an interrupt request signal is generated).
 - 5. The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of SBF transmission.
 - 6. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.

(7) Input switch control register (ISC)

The input switch control register (ISC) is used to receive a status signal transmitted from the master during LIN (Local Interconnect Network) reception.

By setting 1 to ISC0 and ISC1, the input source to INTP0 and TI000 switches to the input signal from the P44/RxD6 pin.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-11. Format of Input Switch Control Register (ISC)

Address: FF8	BCH After r	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	TI000 input source selection
0	TI000 (P30)
1	RxD6 (P44)

ISC0	INTP0 input source selection						
0	INTP0 (P30)						
1	RxD6 (P44)						

(8) Port mode register 4 (PM4)

This register sets port 4 input/output in 1-bit units.

When using the P43/TxD6/INTP1 pin for serial interface data output, clear PM43 to 0 and set the output latch of P43 to 1.

When using the P44/RxD6 pin for serial interface data input, set PM44 to 1. The output latch of P44 at this time may be 0 or 1.

PM4 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 11-12. Format of Port Mode Register 4 (PM4)

Address: FF24H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM4	1	1	PM45	PM44	PM43	PM42	PM41	PM40

PM4n	P4n pin I/O mode selection (n = 0 to 5)						
0	Output mode (output buffer on)						
1	Input mode (output buffer off)						

11.4 Operation of Serial Interface UART6

Serial interface UART6 has the following two modes.

- · Operation stop mode
- Asynchronous serial interface (UART) mode

11.4.1 Operation stop mode

In this mode, serial communication cannot be executed; therefore, the power consumption can be reduced. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER6, TXE6, and RXE6) of ASIM6 to 0.

(1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 6 (ASIM6). ASIM6 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

Address: FF90H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enabling/disabling operation of internal operation clock
0 ^{Note 1}	Disable operation of the internal operation clock (fix the clock to low level) and asynchronously reset the internal circuit ^{Note 2} .

TXE6	Enabling/disabling transmission	
0	Disable transmission operation (synchronously reset the transmission circuit).	

RXE6	Enabling/disabling reception
0	Disable reception (synchronously reset the reception circuit).

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to high level when POWER6 = 0 during a transmission.
 - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.

Caution Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode. To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.

Remark To use the RxD6/P44 and TxD6/INTP1/P43 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.

11.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 4 (PM4)
- Port register 4 (P4)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 11-8).
- <2> Set the BRGC6 register (see Figure 11-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 11-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 11-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. \rightarrow Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. \rightarrow Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6). \rightarrow Data transmission is started.
- Caution Take the relationship with the other party of communication into consideration for the port mode register and port register setting procedures. In order to avoid the generation of unintended start bits (falling signals), set PM43 to 0 (output) after having set P43 to 1.

The relationship between the register settings and pins is shown below.

POWER6	TXE6	RXE6	PM43	P43	PM44	P44	UART6	Pin Fu	nction
							Operation	TxD6/INTP1/P43	RxD6/P44
0	0	0	× ^{Note}	× ^{Note}	× ^{Note}	× ^{Note}	Stop	P43	P44
1	0	1	× ^{Note}	× ^{Note}	1	×	Reception	P43	RxD6
	1	0	0	1	× ^{Note}	× ^{Note}	Transmission	TxD6	P44
	1	1	0	1	1	×	Transmission/ reception	TxD6	RxD6

Table 11-2. Relationship Between Register Settings and Pins

Note Can be set as port function.

Remark	x:	don't care

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6

RXE6: Bit 5 of ASIM6

PM4×: Port mode register

P4x: Port output latch


(2) Communication operation

(a) Format and waveform example of normal transmit/receive data


Figures 11-13 and 11-14 show the format and waveform example of the normal transmit/receive data.

Figure 11-13. Format of Normal UART Transmit/Receive Data

1. LSB-first transmission/reception



2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).


Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.

Figure 11-14. Example of Normal UART Transmit/Receive Data Waveform

1. Data length: 8 bits, LSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



3. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H, TxD6 pin inverted output

◄ 1 data frame										
Start	D7	D6	D5	D4	D3	D2	D1	D0	Parity	Stop

4. Data length: 7 bits, LSB first, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

	- 1 data frame									
Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop

5. Data length: 8 bits, LSB first, Parity: None, Stop bit: 1 bit, Communication data: 87H

-	- 1 data frame									
Start	D0	D1	D2	D3	D4	D5	D6	D7	Stop	

(b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

Caution Fix the PS61 and PS60 bits to 0 when the interface is used for LIN communication operation.

(i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

(ii) Odd parity

• Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

(iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data. The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

(c) Normal transmission


When bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1, and then bit 6 (TXE6) of ASIM6 is set to 1 after one clock of the base clock (fxcLk6) has elapsed, transmission enable status is entered. Transmission operation can be started by writing transmit data to transmit buffer register 6 (TXB6). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the data in TXB6 is transferred to transmit shift register 6 (TXS6). After that, the data is sequentially output from TXS6 to the TxD6 pin. When transmission is completed, the parity and stop bits set by ASIM6 are appended and a transmission completion interrupt request (INTST6) is generated. Transmission is stopped until the data to be transmitted next is written to TXB6.


Figure 11-15 shows the timing of the transmission completion interrupt request (INTST6). This interrupt occurs as soon as the last stop bit has been output.

Figure 11-15. Normal Transmission Completion Interrupt Request Timing

1. Stop bit length: 1



2. Stop bit length: 2



(d) Continuous transmission

The next transmit data can be written to transmit buffer register 6 (TXB6) as soon as transmit shift register 6 (TXS6) has started its shift operation. Consequently, even while the INTST6 interrupt is being serviced after transmission of one data frame, data can be continuously transmitted and an efficient communication rate can be realized. In addition, the next transmit data can be written to the TXB6 register without having to wait for the transmission time of one data frame, by confirming bit 0 (TXSF6) of asynchronous serial interface transmission status register 6 (ASIF6) after a transmission completion interrupt has occurred.

To transmit data continuously, be sure to reference the ASIF6 register to check the transmission status and whether the TXB6 register can be written, and then write the data.

For the continuous transmission procedure, refer to Figure 11-16 Example of Continuous Transmission Processing Flow.

- Cautions 1. Use the value of the TXBF flag to judge whether continuous transmission is possible. Do not write the next transmit data, by making a judgment only by the fact that the TXSF6 flag has been set to 1.
 - 2. When the interface is used for LIN communication operation, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).

TXBF6	Writing to TXB6 Register
0	Writing enabled
1	Writing disabled

Caution To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.

The communication status can be checked using the TXSF6 flag.

TXSF6	Transmission Status					
0	Transmission is completed.					
1	Transmission is in progress.					

Caution To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed. Figure 11-16 shows an example of the continuous transmission processing flow.




Figure 11-16. Example of Continuous Transmission Processing Flow




Figure 11-17 shows the timing of starting continuous transmission, and Figure 11-18 shows the timing of ending continuous transmission.




Figure 11-17. Timing of Starting Continuous Transmission

Note When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

Remark TxD6: TxD6 pin (output)

- INTST6: Interrupt request signal
- TXB6: Transmit buffer register 6
- TXS6: Transmit shift register 6
- ASIF6: Asynchronous serial interface transmission status register 6
- TXBF6: Bit 1 of ASIF6
- TXSF6: Bit 0 of ASIF6




Figure 11-18. Timing of Ending Continuous Transmission

Remark	TxD6:	TxD6 pin (output)
	INTST6:	Interrupt request signal
	TXB6:	Transmit buffer register 6
	TXS6:	Transmit shift register 6
	ASIF6:	Asynchronous serial interface transmission status register 6
	TXBF6:	Bit 1 of ASIF6
	TXSF6:	Bit 0 of ASIF6
	POWER6:	Bit 7 of asynchronous serial interface operation mode register (ASIM6)
	TXE6:	Bit 6 of asynchronous serial interface operation mode register (ASIM6)

(e) Normal reception

Reception is enabled and the RxD6 pin input is sampled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1.

The 8-bit counter of the baud rate generator starts counting when the falling edge of the RxD6 pin input is detected. When the set value of baud rate generator control register 6 (BRGC6) has been counted, the RxD6 pin input is sampled again (\bigtriangledown in Figure 11-19). If the RxD6 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in the receive shift register (RXS6) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR6) is generated and the data of RXS6 is written to receive buffer register 6 (RXB6). If an overrun error (OVE6) occurs, however, the receive data is not written to RXB6.

Even if a parity error (PE6) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR6/INTSRE6) is generated on completion of reception.

	 \bigtriangledown										1		
RxD6 (input)	Start	D0	D1	D2	D3	D4	D5	D6	D7	Parity	Stop	1 1 1 1	
INTSR6													
RXB6													

Figure 11-19. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
 - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
 - 3. Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.

(f) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 6 (ASIS6) is set as a result of data reception, a reception error interrupt request (INTSR6/INTSRE6) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS6 in the reception error interrupt servicing (INTSR6/INTSRE6) (see **Figure 11-6**).

The contents of ASIS6 are reset to 0 when ASIS6 is read.

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 6 (RXB6).

 Table 11-3.
 Cause of Reception Error

The error interrupt can be separated into reception completion interrupt (INTSR6) and error interrupt (INTSRE6) by clearing bit 0 (ISRM6) of asynchronous serial interface operation mode register 6 (ASIM6) to 0.

Figure 11-20. Reception Error Interrupt

1. If ISRM6 is cleared to 0 (reception completion interrupt (INTSR6) and error interrupt (INTSRE6) are separated)

(a) No	error during reception	(b)	Error during reception
INTSR6		INTSR6	
INTSRE6		INTSRE6	
2. If ISRM6 i	s set to 1 (error interrupt is	included in INTSR6)	
(a) No	error during reception	(b)	Error during reception
INTSR6		INTSR6	
INTSRE6		INTSRE6	


(g) Noise filter of receive data

The RxD6 signal is sampled with the base clock (fxcLK6) output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 11-21, the internal processing of the reception operation is delayed by two clocks from the external signal status.





(h) SBF transmission

When the interface is used for LIN communication operation, the SBF (Synchronous Break Field) transmission control function is used for transmission. For the transmission operation of LIN, see **Figure 11-1 LIN Transmission Operation**.

When bit 7 (POWER6) of asynchronous serial interface mode register 6 (ASIM6) is set to 1, the TxD6 pin outputs high level. Next, when bit 6 (TXE6) of ASIM6 is set to 1, the transmission enabled status is entered, and SBF transmission is started by setting bit 5 (SBTT6) of asynchronous serial interface control register 6 (ASICL6) to 1.

Thereafter, a low level of bits 13 to 20 (set by bits 4 to 2 (SBL62 to SBL60) of ASICL6) is output. Following the end of SBF transmission, the transmission completion interrupt request (INTST6) is generated and SBTT6 is automatically cleared. Thereafter, the normal transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to transmit buffer register 6 (TXB6), or until SBTT6 is set to 1.




Figure 11-22. SBF Transmission

SBTT6: Bit 5 of asynchronous serial interface control register 6 (ASICL6)

(i) SBF reception


When the interface is used for LIN communication operation, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 11-2 LIN Reception Operation**.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.

When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 11-23. SBF Reception

1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)

RxD6	1	2	 3	1	4	 5	 6	 7	1	8	 9	 10	1	
SBRT6 /SBRF6														1
INTSR6 <u>"0"</u>														

 Remark
 RxD6:
 RxD6 pin (input)

 SBRT6:
 Bit 6 of asynchronous serial interface control register 6 (ASICL6)

 SBRF6:
 Bit 7 of ASICL6

 INTSR6:
 Reception completion interrupt request

11.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and an 8-bit programmable counter, and generates a serial clock for transmission/reception of UART6.

Separate 8-bit counters are provided for transmission and reception.

(1) Configuration of baud rate generator

Base clock

The clock selected by bits 3 to 0 (TPS63 to TPS60) of clock selection register 6 (CKSR6) is supplied to each module when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is 1. This clock is called the base clock and its frequency is called f_{XCLK6} . The base clock is fixed to low level when POWER6 = 0.

• Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when POWER6 = 1 and TXE6 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit buffer register 6 (TXB6).

If data are continuously transmitted, the counter is cleared to 0 again when one frame of data has been completely transmitted. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until POWER6 or TXE6 is cleared to 0.

Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 5 (RXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.




Figure 11-24. Configuration of Baud Rate Generator

Remark POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

- TXE6: Bit 6 of ASIM6
- RXE6: Bit 5 of ASIM6

CKSR6: Clock selection register 6

BRGC6: Baud rate generator control register 6

(2) Generation of serial clock

A serial clock can be generated by using clock selection register 6 (CKSR6) and baud rate generator control register 6 (BRGC6).

Select the clock to be input to the 8-bit counter by using bits 3 to 0 (TPS63 to TPS60) of CKSR6.

Bits 7 to 0 (MDL67 to MDL60) of BRGC6 can be used to select the division value of the 8-bit counter.

(a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate =
$$\frac{f_{XCLK6}}{2 \times k}$$
 [bps]

fxclk6: Frequency of base clock selected by TPS63 to TPS60 bits of CKSR6 register

k: Value set by MDL67 to MDL60 bits of BRGC6 register (k = 8, 9, 10, ..., 255)

(b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
 - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.
- Example: Frequency of base clock = 10 MHz = 10,000,000 Hz Set value of MDL67 to MDL60 bits of BRGC6 register = 00100001B (k = 33) Target baud rate = 153600 bps

Error = (151515/153600 - 1) × 100 = -1.357 [%]

(3) Example of setting baud rate

Baud Rate		10.0 MHz			fxp =	8.38 MHz		fxp = 4.19 MHz				
[bps]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]
600	6H	130	601	0.16	6H	109	601	0.11	5H	109	601	0.11
1200	5H	130	1202	0.16	5H	109	1201	0.11	4H	109	1201	0.11
2400	4H	130	2404	0.16	4H	109	2403	0.11	ЗH	109	2403	0.11
4800	ЗH	130	4808	0.16	ЗH	109	4805	0.11	2H	109	4805	0.11
9600	2H	130	9615	0.16	2H	109	9610	0.11	1H	109	9610	0.11
10400	1H	240	10417	0.16	1H	201	10423	0.22	1H	101	10475	-0.28
19200	1H	130	19231	0.16	1H	109	19220	0.11	ОH	109	19220	0.11
31250	0H	160	31250	0.00	0H	134	31268	0.06	ОH	67	31268	0.06
38400	0H	130	38462	0.16	0H	109	38440	0.11	ОH	55	38090	-0.80
76800	0H	65	76923	0.16	0H	55	76182	-0.80	0H	27	77693	1.03
115200	ОH	43	116279	0.94	0H	36	116389	1.03	0H	18	116389	1.03
153600	0H	33	151515	-1.36	0H	27	155185	1.03	0H	14	149643	-2.58
230400	0H	22	227272	-1.36	0H	18	232778	1.03	ОН	9	232778	1.03

Table 11-4. Set Data of Baud Rate Generator

 Remark
 TPS63 to TPS60:
 Bits 3 to 0 of clock selection register 6 (CKSR6) (setting of base clock (fxcLK6))


 k:
 Value set by MDL67 to MDL60 bits of baud rate generator control register 6 (BRGC6) (k = 8, 9, 10, ..., 255)


fx⊵: ERR: Oscillation frequency of clock to peripheral hardware Baud rate error

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 11-25, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate:Baud rate of UART6k:Set value of BRGC6FL:1-bit data lengthMargin of latch timing: 2 clocks

 $\label{eq:maintain} \mbox{Minimum permissible data frame length: FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} \ FL$

Therefore, the maximum receivable baud rate at the transmission source is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission source is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART6 and the transmission source can be calculated from the above minimum and maximum baud rate expressions, as follows.

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC6

(5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of the base clock (fxcLK6) from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.





Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxcLK6, the following expression is satisfied.

FLstp = FL + 2/fxcLK6

Therefore, the data frame length during continuous transmission is:

Data frame length = $11 \times FL + 2/f_{XCLK6}$

CHAPTER 12 INTERRUPT FUNCTIONS

12.1 Interrupt Function Types

There are two types of interrupts: maskable interrupts and resets.

• Maskable interrupts

These interrupts undergo mask control. When an interrupt request occurs, the standby release signal occurs, and if an interrupt can be acknowledged then the program corresponding to the address written in the vector table address is executed (vector interrupt servicing). When several interrupt requests are generated at the same time, processing takes place in the priority order of the vector interrupt servicing. For details on the priority order, see **Table 12-1**.

There are nine internal sources and four external sources of maskable interrupts.

Reset

The CPU and SFR are returned to their initial states by the reset signal. The causes for reset signal occurrences are shown in Table 12-1.

When a reset signal occurs, program execution starts from the programs at the addresses written in addresses 0000H and 0001H.

12.2 Interrupt Sources and Configuration

There are a total of 13 maskable interrupt sources, and up to four reset sources (see Table 12-1).

Interrupt Type	Priority ^{Note 1}		Interrupt Source	Internal/	Vector Table	Basic
	Name Trigger		Trigger	External	Address	Configuration Type ^{Note 2}
Maskable	1	INTLVI	Low-voltage detection ^{Note 3}	Internal	0006H	(A)
	2	INTP0	Pin input edge detection	External	0008H	(B)
	3	INTP1			000AH	
	4	INTTMH1	Match between TMH1 and CMP01	Internal	000CH	(A)
	5	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)		000EH	
	6	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)		0010H	
	7	INTAD	End of A/D conversion		0012H	
	8	INTP2	Pin input edge detection	External	0016H	(B)
	9	INTP3			0018H	
	10	INTTM80	Match between TM80 and CR80	Internal	001AH	(A)
	11	INTSRE6	UART6 reception error occurrence		001CH	
	12	INTSR6	End of UART6 reception		001EH	
	13	INTST6	End of UART6 transmission		0020H	
Reset	-	RESET	Reset input	-	0000H	_
		POC	Power-on-clear			
		LVI	Low-voltage detection ^{Note 4}			
		WDT	WDT overflow			

Table 12-1. Interrupt Sources


Notes 1. Priority is the vector interrupt servicing priority order when several maskable interrupt requests are generated at the same time. 1 is the highest and 13 is the lowest.

- 2. Basic configuration types (A) and (B) correspond to (A) and (B) in Figure 12-1.
- 3. When bit 1 (LVIMD) of low-voltage detection register (LVIM) = 0 is selected.
- 4. When bit 1 (LVIMD) of low-voltage detection register (LVIM) = 1 is selected.


Caution No interrupt sources correspond to the vector table address 0014H.

Figure 12-1. Basic Configuration of Interrupt Function

(A) Internal maskable interrupt



(B) External maskable interrupt



IF: Interrupt request flag

IE: Interrupt enable flag

MK: Interrupt mask flag

12.3 Interrupt Function Control Registers

The interrupt functions are controlled by the following four types of registers.

- Interrupt request flag registers (IF0, IF1)
- Interrupt mask flag registers (MK0, MK1)
- External interrupt mode registers (INTM0, INTM1)
- Program status word (PSW)

Table 12-2 lists interrupt requests, the corresponding interrupt request flags, and interrupt mask flags.

Interrupt Request Signal	Interrupt Request Flag	Interrupt Mask Flag
INTLVI	LVIIF	LVIMK
INTP0	PIF0	РМКО
INTP1	PIF1	PMK1
INTTMH1	TMIFH1	TMMKH1
INTTM000	TMIF000	ТММК000
INTTM010	TMIF010	ТММК010
INTAD	ADIF	ADMK
INTP2	PIF2	PMK2
INTP3	PIF3	РМКЗ
INTTM80	TMIF80	ТММК80
INTSRE6	SREIF6	SREMK6
INTSR6	SRIF6	SRMK6
INTST6	STIF6	STMK6

Table 12-2. Interrupt Request Signals and Corresponding Flags

(1) Interrupt request flag registers (IF0, IF1)

An interrupt request flag is set to 1 when the corresponding interrupt request is issued, or when the instruction is executed. It is cleared to 0 by executing an instruction when the interrupt request is acknowledged or when a reset signal is input.

IF0 and IF1 are set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears IF0 and IF1 to 00H.

Figure 12-2. Format of Interrupt Request Flag Registers (IF0, IF1)

Address:	FFE0H	After reset:	00H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
IF0	ADIF	TMIF010	TMIF000	TMIFH1	PIF1	PIF0	LVIIF	0

Address: FFE1H After reset: 00H R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	0
IF1	0	STIF6	SRIF6	SREIF6	TMIF80	PIF3	PIF2	0

××IF×	Interrupt request flag		
0	No interrupt request signal has been issued.		
1 An interrupt request signal has been issued; an interrupt request status.			

Caution Because P30, P31, P41, and P43 have an alternate function as external interrupt inputs, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the output mode.

(2) Interrupt mask flag registers (MK0, MK1)

Enables interrupt servicing.

Disables interrupt servicing.

using the output mode.

0

1

The interrupt mask flag is used to enable and disable the corresponding maskable interrupts. MK0 and MK1 are set with a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets MK0 and MK1 to FFH.

Figure 12-3. Format of Interrupt Mask Flag Registers (MK0, MK1)

Address:	FFE4H	After reset: F	FH R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
MK0	ADMK	TMMK010	TMMK000	TMMKH1	PMK1	PMK0	LVIMK	1
Address:	FFE5H	After reset: F	FH R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	0
MK1	1	STMK6	SRMK6	SREMK6	TMMK80	РМК3	PMK2	1
	××MK×				Interr	upt servicin	g control	

Caution	Because P30, P31, P41, and P43 have an alternate function as external interrupt inputs,
	when the output level is changed by specifying the output mode of the port function, an
	interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before

(3) External interrupt mode register 0 (INTM0)

This register is used to set the valid edge of INTP0 to INTP2. INTM0 is set with an 8-bit memory manipulation instruction. Reset signal generation clears INTM0 to 00H.

Figure 12-4. Format of External Interrupt Mode Register 0 (INTM0)

Address:	FFECH	After res	et: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
INTM0	ES21	ES20	ES11	ES10	ES01	ES00	0	0

ES21	ES20	INTP2 valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES11	ES10	INTP1 valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES01	ES00	INTP0 valid edge selection	
0	0	Falling edge	
0	1	Rising edge	
1	0	Setting prohibited	
1	1	Both rising and falling edges	

Cautions 1. Be sure to clear bits 0 and 1 to 0.


2. Before setting the INTM0 register, be sure to set the corresponding interrupt mask flag ($\times\times MK \times = 1$) to disable interrupts. After setting the INTM0 register, clear the interrupt request flag ($\times\times IF \times = 0$), then clear the interrupt mask flag ($\times\times MK \times = 0$), which will enable interrupts.

(4) External interrupt mode register 1 (INTM1)

INTM1 is used to specify the valid edge for INTP3. INTM1 is set with an 8-bit memory manipulation instruction. Reset signal generation clears INTM1 to 00H.

Figure 12-5. Format of External Interrupt Mode Register 1 (INTM1)

Address: FFEDH After reset: 00H R/W



ES31	ES30	INTP3 valid edge selection		
0	0	Falling edge		
0	1	Rising edge		
1	0	Setting prohibited		
1	1	Both rising and falling edges		

Cautions 1. Be sure to clear bits 2 to 7 to 0.

2. Before setting INTM1, set PMK3 to 1 to disable interrupts.

To enable interrupts, clear PIF3 to 0, then clear PMK3 to 0.

(5) Program status word (PSW)

The program status word is used to hold the instruction execution result and the current status of the interrupt requests. The IE flag, used to enable and disable maskable interrupts, is mapped to PSW.

PSW can be read- and write-accessed in 8-bit units, as well as using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt is acknowledged, the PSW is automatically saved to a stack, and the IE flag is reset to 0.

Reset signal generation sets PSW to 02H.




Figure 12-6. Program Status Word (PSW) Configuration

12.4 Interrupt Servicing Operation

12.4.1 Maskable interrupt request acknowledgment operation

A maskable interrupt request can be acknowledged when the interrupt request flag is set to 1 and the corresponding interrupt mask flag is cleared to 0. If the interrupt enabled status is in effect (when the IE flag is set to 1), then the request is acknowledged as a vector interrupt.

The time required to start the vectored interrupt servicing after a maskable interrupt request has been generated is shown in Table 12-3.

See Figures 12-8 and 12-9 for the interrupt request acknowledgment timing.

Table 12-3. Time from Generation of Maskable Interrupt Request to Servicing

Minimum Time	Maximum Time ^{Note}
9 clocks	19 clocks

Note The wait time is maximum when an interrupt request is generated immediately before BT and BF instructions.

Remark 1 clock:
$$\frac{1}{f_{CPU}}$$
 (fcpu: CPU clock)

When two or more maskable interrupt requests are generated at the same time, they are acknowledged starting from the interrupt request assigned the highest priority.

A pending interrupt is acknowledged when a status in which it can be acknowledged is set.

Figure 12-7 shows the algorithm of interrupt request acknowledgment.

When a maskable interrupt request is acknowledged, the contents of the PSW and PC are saved to the stack in that order, the IE flag is reset to 0, and the data in the vector table determined for each interrupt request is loaded to the PC, and execution branches.

To return from interrupt servicing, use the RETI instruction.





Figure 12-7. Interrupt Request Acknowledgment Processing Algorithm


- ××IF: Interrupt request flag
- ××MK: Interrupt mask flag


IE: Flag to control maskable interrupt request acknowledgment (1 = enable, 0 = disable)





If an interrupt request flag (\times ×IF) is set before an instruction clock n (n = 4 to 10) under execution becomes n – 1, the interrupt is acknowledged after the instruction under execution is complete. Figure 12-8 shows an example of the interrupt request acknowledgment timing for an 8-bit data transfer instruction MOV A, r. Since this instruction is executed for 4 clocks, if an interrupt occurs for 3 clocks after the instruction fetch starts, the interrupt acknowledgment processing is performed after the MOV A, r instruction is executed.





If an interrupt request flag (××IF) is set at the last clock of the instruction, the interrupt acknowledgment processing starts after the next instruction is executed.

Figure 12-9 shows an example of the interrupt request acknowledgment timing for an interrupt request flag that is set at the second clock of NOP (2-clock instruction). In this case, the MOV A, r instruction after the NOP instruction is executed, and then the interrupt acknowledgment processing is performed.


Caution Interrupt requests will be held pending while the interrupt request flag registers (IF0, IF1) or interrupt mask flag registers (MK0, MK1) are being accessed.

12.4.2 Multiple interrupt servicing

In order to perform multiple interrupt servicing in which another interrupt is acknowledged while an interrupt is being serviced, the interrupt mask function must be used to mask interrupts for which a low priority is to be set.


Figure 12-10. Example of Multiple Interrupts (1/2)

Example 1. Multiple interrupts are acknowledged



During interrupt INTxx servicing, interrupt request INTyy is acknowledged, and multiple interrupts are generated. Before each interrupt request acknowledgment, the EI instruction is issued, the interrupt mask is released, and the interrupt request acknowledgment enable state is set.

Caution Multiple interrupts can be acknowledged even for low-priority interrupts.



Example 2. Multiple interrupts are not generated because interrupts are not enabled


Because interrupts are not enabled in interrupt INTxx servicing (the EI instruction is not issued), interrupt request INTyy is not acknowledged, and multiple interrupts are not generated. The INTyy request is held pending and acknowledged after the INTxx servicing is performed.

IE = 0: Interrupt request acknowledgment disabled

Figure 12-10. Example of Multiple Interrupts (2/2)

Example 3. A priority is controlled by the multiple interrupts

The vector interrupt enable state is set for INTP0, INTP1, and INTTMH1. (Interrupt priority INTP0 > INTP1 > INTTMH1 (refer to **Table12-1**))



In the interrupt INTTMH1 servicing, servicing is performed such that the INTP1 interrupt is given priority, since the INTP0 interrupt was first masked.

Afterwards, once the interrupt mask for INTPO is released, INTPO processing through multiple interrupts is performed.

IE = 0: Interrupt request acknowledgment disabled

12.4.3 Interrupt request pending

Some instructions may keep pending the acknowledgment of an instruction request until the completion of the execution of the next instruction even if the interrupt request (maskable interrupt and external interrupt) is generated during the execution. The following shows such instructions (interrupt request pending instruction).

- Manipulation instruction for interrupt request flag registers (IF0, IF1)
- Manipulation instruction for interrupt mask flag registers (MK0, MK1)

CHAPTER 13 STANDBY FUNCTION

13.1 Standby Function and Configuration

13.1.1 Standby function

Status	Low	-Speed Internal Oscil	lator	System Clock	Clock Supplied to
	Note 1	Not	te 2		Peripheral
Operation Mode		LSRSTOP = 0 LSRSTOP = 1			Hardware
Reset	Stopped		Stopped	Stopped	
STOP	Oscillating	Oscillating ^{Note 3}	Stopped		
HALT				Oscillating	Oscillating

Table 13-1. Relationship Between Operation Clocks in Each Operation Status

Notes 1. When "Cannot be stopped" is selected for low-speed internal oscillator by the option byte.

- 2. When it is selected that the low-speed internal oscillator "can be stopped by software", oscillation of the low-speed internal oscillator can be stopped by LSRSTOP.
- **3.** If the operating clock of the watchdog timer is the low-speed internal oscillation clock, the watchdog timer is stopped.

Caution The LSRSTOP setting is valid only when "Can be stopped by software" is set for the low-speed internal oscillator by the option byte.

Remark LSRSTOP: Bit 0 of the low-speed internal oscillation mode register (LSRCM)

The standby function is designed to reduce the operating current of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. Oscillation of the system clock oscillator continues. If the low-speed internal oscillator is operating before the HALT mode is set, oscillation of the clock of the low-speed internal oscillator continues (refer to **Table 13-1**. Oscillation of the low-speed internal oscillator clock (whether it cannot be stopped or can be stopped by software) is set by the option byte). In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and frequently carrying out intermittent operations.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the system clock oscillator stops, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, select the HALT mode if processing must be immediately started by an interrupt request when the operation stop time^{Note} is generated after the STOP mode is released (because an additional wait time for stabilizing oscillation elapses when crystal/ceramic oscillation is used).

Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction (except the peripheral hardware that operates on the low-speed internal oscillation clock).
 - 2. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.
 - 3. If the low-speed internal oscillator is operating before the STOP mode is set, oscillation of the low-speed internal oscillation clock cannot be stopped in the STOP mode (refer to Table 13-1).

13.1.2 Registers used during standby

The oscillation stabilization time after the standby mode is released is controlled by the oscillation stabilization time select register (OSTS).

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATORS.

(1) Oscillation stabilization time select register (OSTS)

This register is used to select oscillation stabilization time of the clock supplied from the oscillator when the STOP mode is released. The wait time set by OSTS is valid only when the crystal/ceramic oscillation clock is selected as the system clock and after the STOP mode is released. If the high-speed internal oscillation or external clock input is selected as the system clock source, no wait time elapses.

The system clock oscillator and the oscillation stabilization time that elapses after power application or release of reset are selected by the option byte. For details, refer to **CHAPTER 17 OPTION BYTE**. OSTS is set by using the 8-bit memory manipulation instruction.

Figure 13-1. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFF4H After reset: Undefined R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	0	OSTS1	OSTS0

OSTS1	OSTS0	Selection of oscillation stabilization time
0	0	2 ¹⁰ /fx (102.4 <i>µ</i> s)
0	1	2 ¹² /fx (409.6 <i>µ</i> s)
1	0	2 ¹⁵ /fx (3.27 ms)
1	1	2 ¹⁷ /fx (13.1 ms)

Cautions 1. To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS

2. The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.



3. The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.

Remarks 1. (): fx = 10 MHz

2. Determine the oscillation stabilization time of the resonator by checking the characteristics of the resonator to be used.

13.2 Standby Function Operation

13.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. The operating statuses in the HALT mode are shown below.

Caution Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag clear, the standby mode is immediately cleared if set.

Setting of HALT Mode		Low-Speed Internal	Low-Speed Internal Oscillator Can Be Stopped ^{Note}		
Item		Oscillator Cannot Be Stopped ^{∾ote}	When Low-Speed Internal Oscillation Continues	When Low-Speed Internal Oscillation Stops	
System cloc	k	Clock supply to CPU is stop	oped.		
CPU		Operation stops.			
Port (latch)		Holds status before HALT n	node was set.		
16-bit timer/	event counter 00	Operable			
8-bit timer 8	0	Operable			
8-bit timer	Sets count clock to fxp to fxp/2 ¹²	Operable			
H1	Sets count clock to fRL/27	Operable	Operable	Operation stops.	
Watchdog timer	System clock selected as operating clock	Setting prohibited Operation stops.			
	"Low-speed internal oscillation clock" selected as operating clock	Operable (Operation continues.)	Operation stops.		
A/D converter		Operable			
Serial interface UART6		Operable			
Power-on-clear circuit		Always operates.			
Low-voltage detector		Operable			
External inte	errupt	Operable			

Table 13-2. Operating Statuses in HALT Mode

Note "Cannot be stopped" or "Stopped by software" is selected for low-speed internal oscillator by the option byte (for the option byte, see **CHAPTER 17 OPTION BYTE**).


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.






- **Remarks 1.** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.
 - 2. The wait time is as follows:
 - When vectored interrupt servicing is carried out: 11 to 13 clocks
 - When vectored interrupt servicing is not carried out: 3 to 5 clocks

(b) Release by reset signal generation

referenced.

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.




(1) When CPU clock is high-speed internal oscillation clock or external input clock

HALT instruction ₹ Reset signal Operation Reset Operation CPU status stops^{Note} . mode HALT mode period Operation mode Oscillates Oscillation stops Oscillates System clock oscillation

Note Operation is stopped (277 μ s (MIN.), 544 μ s (TYP.), 1.075 ms (MAX.)) because the option byte is





Note Operation is stopped (276 μs (MIN.), 544 μs (TYP.), 1.074 ms (MAX.)) because the option byte is referenced.

Remark fx: System clock oscillation frequency

Table 13-3. Operation in Response to Interrupt Request in HALT Mode

Release Source	MK××	IE	Operation
Maskable interrupt request	0	0	Next address instruction execution
	0	1	Interrupt servicing execution
	1	×	HALT mode held
Reset signal generation	_	×	Reset processing

×: don't care

13.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction.

Caution Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, in the STOP mode, the normal operation mode is restored after the STOP instruction is executed and then the operation is stopped for 34 μ s (TYP.) (after an additional wait time for stabilizing the oscillation set by the oscillation stabilization time select register (OSTS) has elapsed when crystal/ceramic oscillation is used).


The operating statuses in the STOP mode are shown below.

Setting of HALT Mode		Low-Speed Internal	Low-Speed Internal Oscillator Can Be Stopped ^{Note}		
Item		Oscillator Cannot Be Stopped ^{∾ote}	When Low-Speed Internal Oscillation Continues	When Low-Speed Internal Oscillation Stops	
System cloc	k	Oscillation stops.			
CPU		Operation stops.			
Port (latch)		Holds status before STOP r	node is set.		
16-bit timer/	event counter 00	Operation stops.			
8-bit timer 8	0	Operation stops.			
8-bit timer	Sets count clock to fxp to fxp/2 ¹²	Operation stops.			
H1	Sets count clock to fRL/27	Operable	Operable	Operation stops.	
Watchdog timer	"Clock to peripheral hardware" selected as operating clock	Setting prohibited Operation stops.			
	"Low-speed internal oscillation clock" selected as operating clock	Operable (Operation Coperation stops.			
A/D converted	er	Operation stops.			
Serial interface UART6		Operation stops.			
Power-on-clear circuit		Always operates.			
Low-voltage detector		Operable			
External inte	errupt	Operable			


Table 13-4. Operating Statuses in STOP Mode

Note "Cannot be stopped" or "Stopped by software" is selected for low-speed internal oscillator by the option byte (for the option byte, see **CHAPTER 17 OPTION BYTE**).


(2) STOP mode release



<1> If high-speed internal oscillation clock or external input clock is selected as system clock to be supplied







Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

The STOP mode can be released by the following two sources.


(a) Release by unmasked interrupt request


When an unmasked interrupt request (8-bit timer H1^{Note}, low-voltage detector, external interrupt request) is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.


Note Only when sets count clock to $f_{RL}/2^7$

Figure 13-5. STOP Mode Release by Interrupt Request Generation

(1) If CPU clock is high-speed internal oscillation clock or external input clock








Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released and a reset operation is performed after the oscillation stabilization time has elapsed.

Figure 13-6. STOP Mode Release by Reset Signal Generation



(1) If CPU clock is high-speed internal oscillation clock or external input clock

Note Operation is stopped (277 μ s (MIN.), 544 μ s (TYP.), 1.075 ms (MAX.)) because the option byte is referenced.



(2) If CPU clock is crystal/ceramic oscillation clock

- **Note** Operation is stopped (276 μs (MIN.), 544 μs (TYP.), 1.074 ms (MAX.)) because the option byte is referenced.
- Remark fx: System clock oscillation frequency

Table 13-5.	Operation in Res	ponse to Interrup	pt Request in STOP Mode
-------------	------------------	-------------------	-------------------------

Release Source	MK××	IE	Operation
Maskable interrupt request	0	0	Next address instruction execution
	0	1	Interrupt servicing execution
	1	×	STOP mode held
Reset signal generation	_	×	Reset processing

×: don't care

CHAPTER 14 RESET FUNCTION

The following four operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer overflows
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)

External and internal resets have no functional differences. In both cases, program execution starts from the programs at the address written in addresses 0000H and 0001H when the reset signal is generated.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Table 14-1. Each pin is high impedance during reset signal generation or during the oscillation stabilization time just after reset release, except for P130, which is low-level output.

When a low level is input to the RESET pin, a reset occurs, and when a high level is input to the RESET pin, the reset is released and the CPU starts program execution after referencing the option byte (after the option byte is referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation is selected). A reset generated by the watchdog timer source is automatically released after the reset, and the CPU starts program execution after referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation stabilization time elapses if crystal/ceramic oscillation is selected). (see **Figures 14-2** to **14-4**). Reset by POC and LVI circuit power supply detection is automatically released when VDD > VPOC or VDD > VLVI after the reset, and the CPU starts program execution after referencing the option byte (after the option byte or VDD > VLVI after the reset, and the CPU starts program execution after referencing the option byte (after the option byte or VDD > VLVI after the reset, and the CPU starts program execution after referencing the option byte (after the option byte is referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation is selected) (see **CHAPTER 15 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 16 LOW-VOLTAGE DETECTOR**).

Cautions 1. For an external reset, input a low level for 2 μ s or more to the RESET pin.

- 2. During reset signal generation, the system clock and low-speed internal oscillation clock stop oscillating.
- 3. When the RESET pin is used as an input-only port pin (P34), the 78K0S/KA1+ is reset if a low level is input to the RESET pin after reset is released by the POC circuit, the LVI circuit and the watchdog timer and before the option byte is referenced again. The reset status is retained until a high level is input to the RESET pin.






Figure 14-1. Block Diagram of Reset Function



Remarks 1. LVIM: Low-voltage detect register


2. LVIS: Low-voltage detection level select register

Figure 14-2. Timing of Reset by RESET Input



<1> With high-speed internal oscillation clock or external clock input

- **Notes 1.** The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).
 - 2. Set high level output using software.
- **Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.



<2> With crystal/ceramic oscillation clock

- **Notes 1.** The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).
 - 2. Set high level output using software.

Remarks 1. fx: System clock oscillation frequency

2. When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

Figure 14-3. Timing of Reset by Overflow of Watchdog Timer

<1> With high-speed internal oscillation clock or external clock input


- High-speed internal oscillation clock or external clock input		
CPU clock	Normal operation in progress	Reset period Normal operation (reset processing, CPU clock)
Watchdog overflow		Operation stops because option byte is referenced ^{Note 1} .
Internal reset signal		
Port pin (except P130)		Hi-Z
Port pin (P130)		Note 2

- Notes 1. The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).
 - 2. Set high level output using software.

Caution The watchdog timer is also reset in the case of an internal reset of the watchdog timer.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

<2> With crystal/ceramic oscillation clock




- Notes 1. The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).
 - 2. Set high level output using software.

Caution The watchdog timer is also reset in the case of an internal reset of the watchdog timer.

- **Remarks 1.** fx: System clock oscillation frequency
 - 2. When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.


Figure 14-4. Reset Timing by RESET Input in STOP Mode

<1> With high-speed internal oscillation clock or external clock input



- Notes 1. The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).
 - 2. Set high level output using software.
- **Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

<2> With crystal/ceramic oscillation clock



- **Notes 1.** The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).
 - 2. Set high level output using software.

Remarks 1. For the reset timing of the power-on-clear circuit and low-voltage detector, refer to CHAPTER 15 POWER-ON-CLEAR CIRCUIT and CHAPTER 16 LOW-VOLTAGE DETECTOR.

- 2. fx: System clock oscillation frequency
- **3.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

	Status After Reset	
Program counter (PC) ^{Not}	Contents of reset vector table (0000H and 0001H) are set.	
Stack pointer (SP)		Undefined
Program status word (PS	W)	02H
RAM	Data memory	Undefined Note 2
	General-purpose registers	Undefined Note 2
Ports (P2 to P4, P12, P13	3) (output latches)	00H
Port mode registers (PM2	? to PM4, PM12)	FFH
Port mode control registe	r (PMC2)	00H
Pull-up resistor option reg	jisters (PU2, PU3, PU4, PU12)	00H
Processor clock control re	egister (PCC)	02H
Preprocessor clock control	ol register (PPCC)	02H
Low-speed internal oscilla	ation mode register (LSRCM)	00H
Oscillation stabilization tir	Undefined	
16-bit timer 00	Timer counter 00 (TM00)	0000H
	Capture/compare registers 000, 010 (CR000, CR010)	0000H
	Mode control register 00 (TMC00)	00H
	Prescaler mode register 00 (PRM00)	00H
	Capture/compare control register 00 (CRC00)	00H
	Timer output control register 00 (TOC00)	00H
8-bit timer 80	Timer counter 80 (TM80)	00H
	Compare register (CR80)	Undefined
	Mode control register 80 (TMC80)	00H
8-bit timer H1	Compare registers (CMP01, CMP11)	00H
	Mode register 1 (TMHMD1)	00H
Watchdog timer	Mode register (WDTM)	67H
	Enable register (WDTE)	9AH
A/D converter	Conversion result registers (ADCR, ADCRH)	Undefined
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H

Table 14-1. Hardware Statuses After Reset Acknowledgment (1/2)

Notes 1. Only the contents of PC are undefined while reset signal generation and while the oscillation stabilization time elapses. The statuses of the other hardware units remain unchanged.

2. The status after reset is held in the standby mode.

	Status After Reset		
Serial interface UART6	Receive buffer register 6 (RXB6)	FFH	
	Transmit buffer register 6 (TXB6)	FFH	
Asynchronous serial interface operation mode register 6 (ASIM6)		01H	
	Asynchronous serial interface reception error status register 6 (ASIS6)		
	Asynchronous serial interface transmission error status register 6 (ASIF6)	00H	
	Clock select register 6 (CKSR6)	00H	
	Baud rate generator control register 6 (BRGC6)	FFH	
	Asynchronous serial interface control register 6 (ASICL6)	16H	
	Input select control register (ISC)	00H 00H ^{Note}	
Reset function	n Reset control flag register (RESF)		
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note}	
	Low-voltage detection level select register (LVIS)	00H ^{Note}	
Interrupt	Request flag registers (IF0, IF1)	00H	
	Mask flag registers (MK0, MK1)	FFH	
	External interrupt mode registers (INTM0, INTM1)	00H	
Flash memory	Flash protect command register (PFCMD)	Undefined	
	Flash status register (PFS)	00H	
	Flash programming mode control register (FLPMC)	Undefined	
	Flash programming command register (FLCMD)	00H	
	Flash address pointer L (FLAPL)	Undefined	
	Flash address pointer H (FLAPH)		
	Flash address pointer H compare register (FLAPHC)	00H	
	Flash address pointer L compare register (FLAPLC)	00H	
	Flash write buffer register (FLW)	00H	

Table 14-1.	Hardware Sta	tuses After Reset	Acknowledgment (2/2)
-------------	--------------	-------------------	----------------------

Note These values change as follows depending on the reset source.

	Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Register					
RESF	WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
	LVIRF			Held	Set (1)
LVIM		Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS					


14.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0S/KA1+. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset input by power-on-clear (POC) circuit, and reading RESF clear RESF to 00H.

Figure 14-5. Format of Reset Control Flag Register (RESF)



	WDTRF	Internal reset request by watchdog timer (WDT)	
ſ	0	Internal reset request is not generated, or RESF is cleared.	
1 Internal reset request is generated.		Internal reset request is generated.	

LVIRF	Internal reset request by low-voltage detector (LVI)	
0	Internal reset request is not generated, or RESF is cleared.	
1 Internal reset request is generated.		

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 14-2.

Table 14-2. RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)

CHAPTER 15 POWER-ON-CLEAR CIRCUIT


15.1 Functions of Power-on-Clear Circuit


The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.
- Compares supply voltage (VDD) and detection voltage (VPOC = 2.1 V (TYP.)), and generates internal reset signal when VDD < VPOC.
- Compares supply voltage (V_{DD}) and detection voltage (V_{POC} = 2.1 V (TYP.)), and releases internal reset signal when V_{DD} ≥ V_{POC}.
- Cautions 1. If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
 - Use these products in the following voltage range because the detection voltage (VPOC) of the POC circuit is the supply voltage range.
 Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V
- **Remark** This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset cause is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT) or low-voltage-detection (LVI) circuit. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI. For details of RESF, see **CHAPTER 14 RESET FUNCTION**.

15.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 15-1.






15.3 Operation of Power-on-Clear Circuit

In the power-on-clear circuit, the supply voltage (V_{DD}) and detection voltage (V_{POC} = 2.1 V (TYP.)) are compared, and an internal reset signal is generated when V_{DD} < V_{POC}, and an internal reset is released when V_{DD} \geq V_{POC}.





15.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOC), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 15-3. Example of Software Processing After Release of Reset (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage




Notes 1. If reset is generated again during this period, initialization processing <2> is not started.

2. A flowchart is shown on the next page.



Checking reset cause



CHAPTER 16 LOW-VOLTAGE DETECTOR

16.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has following functions.

- Compares supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an internal interrupt signal or internal reset signal when V_{DD} < V_{LVI}.
- Detection levels (ten levels) of supply voltage can be changed by software.
- Interrupt or reset function can be selected by software.
- Operable in STOP mode.

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, refer to **CHAPTER 14 RESET FUNCTION**.

16.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 16-1.




Figure 16-1. Block Diagram of Low-Voltage Detector

16.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detect register (LVIM)
- Low-voltage detection level select register (LVIS)

(1) Low-voltage detect register (LVIM)

This register sets low-voltage detection and the operation mode. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset input clears this register to 00H^{Note 1}.

Figure 16-2. Format of Low-Voltage Detect Register (LVIM)

Address:	FF50H A	After reset: 00	H ^{Note 1} R/W ^N	ote 2				
Symbol	<7>	6	5	4	3	2	<1>	<0>
LVIM	LVION	0	0	0	0	0	LVIMD	LVIF

LVION ^{Note 3}	Enabling low-voltage detection operation
0	Disable operation
1	Enable operation

L	VIMD	Low-voltage detection operation mode selection
	0	Generate interrupt signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})
	1	Generate internal reset signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})

LVIF ^{Note 4}	Low-voltage detection flag
0	Supply voltage (V_DD) \geq detection voltage (V_LVI), or when operation is disabled
1	Supply voltage (V _{DD}) < detection voltage (V _{LVI})

Notes 1. For a reset by LVI, the value of LVIM is not initialized.

- 2. Bit 0 is a read-only bit.
- **3.** When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to instigate a wait of at least 0.2 ms from when LVION is set to 1 until the voltage is confirmed at LVIF.
- 4. The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and LVIMD = 0.

Cautions 1. To stop LVI, follow either of the procedures below.

- When using 8-bit manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- 2. Be sure to set bits 2 to 6 to 0.

(2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level. This register can be set by an 8-bit memory manipulation instruction. Reset input clears this register to 00H^{Note}.

Figure 16-3. Format of Low-Voltage Detection Level Select Register (LVIS)

Address: FF51H, After reset: 00H^{Note} R/W

/mbol	7	6	5	4	3	2	1	0
/IS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0
	LVIS3	LVIS2	LVIS1	LVIS0		Detecti	on level	
	0	0	0	0	VLVI0 (4.3 V ±	0.2 V)		
	0	0	0	1	VLVI1 (4.1 V ±	0.2 V)		
	0	0	1	0	VLVI2 (3.9 V ±	0.2 V)		
	0	0	1	1	VLVI3 (3.7 V ±	0.2 V)		
	0	1	0	0	VLV14 (3.5 V ±	0.2 V)		
	0	1	0	1	VLVI5 (3.3 V ±	0.15 V)		
	0	1	1	0	VLVI6 (3.1 V ±	0.15 V)		
	0	1	1	1	VLVI7 (2.85 V	±0.15 V)		
	1	0	0	0	VLVI8 (2.6 V ±	0.1 V)		
	1	0	0	1	VLVI9 (2.35 V	±0.1 V)		
		Other th	an above		Setting prohil	oited		

Note For a reset by LVI, the value of LVIM is not initialized.

Cautions 1. Bits 4 to 7 must be set to 0.

If values other than same values are written during LVI operation, the value becomes undefined at the very moment it is written, and thus be sure to stop LVI (bit 7 of LVIM register (LVION) = 0) before writing.

16.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

• Used as reset

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an internal reset signal when $V_{DD} < V_{LVI}$, and releases internal reset when $V_{DD} \ge V_{LVI}$.

• Used as interrupt

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an interrupt signal (INTLVI) when $V_{DD} < V_{LVI}$.

The operation is set as follows.

(1) When used as reset

- When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level select register (LVIS).
- <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <4> Use software to instigate a wait of at least 0.2 ms.
- <5> Wait until "supply voltage (V_{DD}) \geq detection voltage (V_{LVI})" at bit 0 (LVIF) of LVIM is confirmed.
- <6> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})).

Figure 16-4 shows the timing of generating the internal reset signal of the low-voltage detector. Numbers <1> to <6> in this figure correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 - If supply voltage (V_{DD}) ≥ detection voltage (V_{LVI}) when LVIM is set to 1, an internal reset signal is not generated.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and LVION to 0 in that order.




Figure 16-4. Timing of Low-Voltage Detector Internal Reset Signal Generation

Notes 1. The LVIMK flag is set to "1" by reset input.

- 2. The LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, refer to CHAPTER 14 RESET FUNCTION.
- **Remark** <1> to <6> in Figure 16-4 above correspond to <1> to <6> in the description of "when starting operation" in **16.4 (1) When used as reset**.

(2) When used as interrupt

- When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level select register (LVIS).
- <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <4> Use software to instigate a wait of at least 0.2 ms.
- <5> Wait until "supply voltage (VDD) \geq detection voltage (VLVI)" at bit 0 (LVIF) of LVIM is confirmed.
- <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <7> Release the interrupt mask flag of LVI (LVIMK).
- <8> Execute the El instruction (when vector interrupts are used).

Figure 16-5 shows the timing of generating the interrupt signal of the low-voltage detector. Numbers <1> to <7> in this figure correspond to <1> to <7> above.

• When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.




Figure 16-5. Timing of Low-Voltage Detector Interrupt Signal Generation

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. An interrupt request signal (INTLVI) may be generated, and the LVIF and LVIIF flags may be set to 1.
- **Remark** <1> to <7> in Figure 16-5 above correspond to <1> to <7> in the description of "when starting operation" in **16.4 (2) When used as interrupt**.

16.5 Cautions for Low-Voltage Detector

In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V_{LVI}), the operation is as follows depending on how the low-voltage detector is used.

<1> When used as reset

The system may be repeatedly reset and released from the reset status.

In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below.

<2> When used as interrupt

Interrupt requests may be frequently generated. Take (b) of action (2) below.

In this system, take the following actions.

<Action>

(1) When used as reset


After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 16-6**).

(2) When used as interrupt

- (a) Perform the processing^{Note} for low voltage detection. Check that "supply voltage (V_{DD}) ≥ detection voltage (V_{LVI})" in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0 (IF0) to 0.
- (b) In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, check that "supply voltage (V_{DD}) ≥ detection voltage (V_{LVI})" using the LVIF flag and clear LVIIF flag to 0.
- **Note** For low voltage detection processing, the CPU clock speed is switched to slow speed and the A/D converter is stopped, etc.

Figure 16-6. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage



Note A flowchart is shown on the next page.



Checking reset source



CHAPTER 17 OPTION BYTE

17.1 Functions of Option Byte

The address 0080H of the flash memory of the 78K0S/KA1+ is an option byte area. When power is supplied or when starting after a reset, the option byte is automatically referenced, and settings for the specified functions are performed. When using the product, be sure to set the following functions by using the option byte.

(1) Selection of system clock source

- High-speed internal oscillation clock
- Crystal/ceramic oscillation clock
- External clock input

(2) Low-speed internal oscillation clock oscillation

- Cannot be stopped.
- Can be stopped by software.


(3) Control of RESET pin

- Used as RESET pin
- RESET pin is used as an input port pin (P34) (refer to 17.3 Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)).

(4) Oscillation stabilization time on power application or after reset release

- 2¹⁰/fx
- 2¹²/fx
- 2¹⁵/fx
- 2¹⁷/fx





17.2 Format of Option Byte

Format of option bytes is shown below.

Figure 17-2. Format of Option Byte (1/2)

Address: 0080H

7	6	5	4	3	2	1	0
1	DEFOSTS1	DEFOSTS0	1	RMCE	OSCSEL1	OSCSEL0	LIOCP

DEFOSTS1	DEFOSTS0	Oscillation stabilization time on power application or after reset release
0	0	2 ¹⁰ /fx (102.4 μs)
0	1	2 ¹² /fx (409.6 μs)
1	0	2 ¹⁵ /fx (3.27 ms)
1	1	2 ¹⁷ /fx (13.1 ms)

Caution The setting of this option is valid only when the crystal/ceramic oscillation clock is selected as the system clock source. No wait time elapses if the high-speed internal oscillation clock or external clock input is selected as the system clock source.

RMCE	Control of RESET pin
1	RESET pin is used as is.
0	RESET pin is used as input port pin (P34).

Caution Because the option byte is referenced after reset release, if a low level is input to the RESET pin before the option byte is referenced, then the reset state is not released.

Also, when setting 0 to RMCE, connect the pull-up resistor.

OSCSEL1	OSCSEL0	SCSEL0 Selection of system clock source	
0	0	Crystal/ceramic oscillation clock	
0	1	External clock input	
1	×	High-speed internal oscillation clock	

Caution Because the X1 and X2 pins are also used as the P121 and P122 pins, the conditions under which the X1 and X2 pins can be used differ depending on the selected system clock source.

(1) Crystal/ceramic oscillation clock is selected

The X1 and X2 pins cannot be used as I/O port pins because they are used as clock input pins.

(2) External clock input is selected

Because the X1 pin is used as an external clock input pin, P121 cannot be used as an I/O port pin.

(3) High-speed internal oscillation clock is selected P121 and P122 can be used as I/O port pins.

Remark ×: don't care

Figure 17-2.	Format of	Option	Byte (2/2	2)
--------------	-----------	--------	-----------	----

LIOCP	Low-speed internal oscillates
1	Cannot be stopped (oscillation does not stop even if 1 is written to the LSRSTOP bit)
0	Can be stopped by software (oscillation stops when 1 is written to the LSRSTOP bit)

Cautions 1. If it is selected that low-speed internal oscillator cannot be stopped, the count clock to the watchdog timer (WDT) is fixed to low-speed internal oscillation clock.

2. If it is selected that low-speed internal oscillator can be stopped by software, supply of the count clock to WDT is stopped in the HALT/STOP mode, regardless of the setting of bit 0 (LSRSTOP) of the low-speed internal oscillation mode register (LSRCM). Similarly, clock supply is also stopped when a clock other than the low-speed internal oscillation clock is selected as a count clock to WDT.

While the low-speed internal oscillator is operating (LSRSTOP = 0), the clock can be supplied to the 8-bit timer H1 even in the STOP mode.

Remarks 1. (): fx = 10 MHz

- 2. For the oscillation stabilization time of the resonator, refer to the characteristics of the resonator to be used.
- **3.** An example of software coding for setting the option bytes is shown below.

OPB OSEG AT 0080H

	DB 10010001B	; Set to option byte
		; Low-speed internal oscillator cannot be stopped
		; The system clock is a crystal or ceramic resonator.
		; The $\overline{\text{RESET}}$ pin is used as an input-only port pin (P34).
		; Minimum oscillation stabilization time (210/fx)
4.	For details on the	timing at which the option byte is referenced, see CHAPTER 14 RESET

FUNCTION.

17.3 Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)

Be aware of the following when re-erasing/-writing (by on-board programming using a dedicated flash memory programmer) an already-written device which has been set as "The $\overline{\text{RESET}}$ pin is used as an input-only port pin (P34)" by the option byte function.

Before supplying power to the target system, connect a dedicated flash memory programmer and turn its power on. If the power is supplied to the target system beforehand, the flash memory programming mode cannot be switched to.

CHAPTER 18 FLASH MEMORY

18.1 Features

The internal flash memory of the 78K0S/KA1+ has the following features.

- O Erase/write even without preparing a separate dedicated power supply
- O Capacity: 2 KB/4 KB/8 KB
 - Erase unit: 1 block (256 bytes)
 - Write unit: 1 block (at on-board/off-board programming time), 1 byte (at self programming time)
- O Rewriting method
 - Rewriting by communication with dedicated flash memory programmer (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Supports rewriting of the flash memory at on-board/off-board programming time through security functions
- O Supports security functions in block units at self programming time through protect bytes

18.2 Memory Configuration

The 2/4/8 KB internal flash memory area is divided into 8/16/32 blocks and can be programmed/erased in block units. All the blocks can also be erased at once, by using a dedicated flash memory programmer.




Figure 18-1. Flash Memory Mapping

2 KB

4 KB

8 KB

18.3 Functional Outline

The internal flash memory of the 78K0S/KA1+ can be rewritten by using the rewrite function of the dedicated flash memory programmer, regardless of whether the 78K0S/KA1+ has already been mounted on the target system or not (on-board/off-board programming).

The function for rewriting a program with the user program (self programming), which is ideal for an application when it is assumed that the program is changed after production/shipment of the target system, is provided.

Refer to Table 18-1 for the flash memory writing control function.

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

Refer to 18.7.3 Security settings for details on the security function.

Table 18-1. Rewrite Method

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash memory programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash memory programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off-board programming.	Self programming mode

Remarks 1. The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

2. Refer to the following sections for details on the flash memory writing control function.

• 18.7 On-Board and Off-Board Flash Memory Programming

• 18.8 Flash Memory Programming by Self Programming

18.4 Writing with Flash Memory Programmer

The following two types of dedicated flash memory programmers can be used for writing data to the internal flash memory of the 78K0S/KA1+.

• FlashPro5 (PG-FP5, FL-PR5)

QB-MINI2

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the 78K0S/KA1+ has been mounted on the target system. The connectors that connect the dedicated flash memory programmer and the test pad must be mounted on the target system. The test pad is required only when writing data with the crystal/ceramic resonator mounted (refer to **Figure 18-4** for mounting of the test pad).

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0S/KA1+ is mounted on the target system.

<R> Remark The FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.


<R>

18.5 Programming Environment

The environment required for writing a program to the flash memory is illustrated below.

<R>

Figure 18-2. Environment for Writing Program to Flash Memory (FlashPro5/QB-MINI2)



<R> Remark For QB-MINI2, the name of the SO/TxD signal is DATA.

A host machine that controls the dedicated flash memory programmer is necessary. When using the PG-FP5 or FL-PR5, data can be written with just the dedicated flash memory programmer after downloading the program from the host machine.

UART is used for manipulation such as writing and erasing when interfacing between the dedicated flash memory programmer and the 78K0S/KA1+. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

Download the latest firmware for flash memory programmer, programming GUI, and parameter file from the download site for development tools (http://www.necel.com/micro/en/ods/).


FlashPro5/QB-MINI2 Connection Pin			78K0S/KA1+ Connection Pin		
Pin Name	I/O	Pin Function	Pin Name	Pin No.	
CLK	Output	Clock to 78K0S/KA1+	X1/P121	2	
SO/TxD	Output	Receive signal/on-board mode signal	X2/P122	3	
/RESET	Output	Reset signal	RESET/P34	6	
Vdd	_	VDD voltage generation/voltage monitor	V _{DD}	5	
GND	_	Ground	Vss	1	

Table 18-2. Wiring Between 78K0S/KA1+ and FlashPro5/QB-MINI2

<R>

<R>

Figure 18-3. Wiring diagram with FlashPro5/QB-MINI2



<R> Remark For QB-MINI2, the name of the SO/TxD signal is DATA.

18.6 Pin Connection on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

The state of the pins in the self programming mode is the same as that in the HALT mode.


18.6.1 X1 and X2 pins

The X1 and X2 pins are used as the serial interface of flash memory programming. Therefore, if the X1 and X2 pins are connected to an external device, a signal conflict occurs. To prevent the conflict of signals, isolate the connection with the external device.

Similarly, when a capacitor is connected to the X1 and X2 pins, the waveform during communication is changed, and thus communication may be disabled depending on the capacitor capacitance. Make sure to isolate the connection with the capacitor during flash programming.

Perform the following processing (1) and (2) when on-board programming is performed with the resonator mounted, when it is difficult to isolate the resonator, while a crystal or ceramic resonator is selected as the system clock.

- (1) Mount the minimum-possible test pads between the device and the resonator, and connect the programmer via the test pad. Keep the wiring as short as possible (refer to **Figure 18-4** and **Table 18-3**).
- (2) Set the oscillation frequency of the communication clock for writing using the programming GUI of the dedicated flash memory programmer. Research the series/parallel resonant and antiresonant frequencies of the resonator used, and set the oscillation frequency so that it is outside the range of the resonant frequency ±10% (refer to Figure 18-5 and Table 18-4).






Table 18-3. Clock to Be Used and Mounting of Test Pads

Clock t	Mounting of Test Pads		
High-speed internal oscillation	Not required		
External clock	External clock		
Crystal/ceramic oscillation	Crystal/ceramic oscillation Before resonator is mounted		
clock	After resonator is mounted	Required	




Figure 18-5. PG-FP5 Programming GUI Setting Example

(Main window)

Oscillation Frequency	PG-FP5 Programming GUI Setting Value Example (Communication Frequency)		
$2 \text{ MHz} \le f_X < 4 \text{ MHz}$	8 MHz		
$4 \text{ MHz} \le f_X < 8 \text{ MHz}$	9 MHz		
8 MHz \leq fx < 9 MHz	10 MHz		
9 MHz \leq fx \leq 10 MHz	8 MHz		


Caution The above values are recommended values. Depending on the usage environment these values may change, so set them after having performed sufficient evaluations.

18.6.2 RESET pin

If the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash memory programmer.

Figure 18-6. Signal Collision (RESET Pin)



In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of the reset signal generator.

18.6.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to V_{DD} or V_{SS} via a resistor.

The state of the pins in the self programming mode is the same as that in the HALT mode.

18.6.4 Power supply

Connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the V_{SS} pin to V_{SS} of the flash memory programmer.

Supply AVREF with the same power supply as that in the normal operation mode.

18.7 On-Board and Off-Board Flash Memory Programming

18.7.1 Flash memory programming mode


To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0S/KA1+ in the flash memory programming mode. When the 78K0S/KA1+ is connected to the flash memory programmer and a communication command is transmitted to the microcontroller, the microcontroller is set in the flash memory programming mode.

Change the mode by using a jumper when writing the flash memory on-board.

18.7.2 Communication commands

The dedicated flash memory programmer controls the 78K0S/KA1+ by using commands. The signals sent from the flash memory programmer to the 78K0S/KA1+ are called communication commands, and the commands sent from the 78K0S/KA1+ to the dedicated flash memory programmer are called response.

Figure 18-7. Communication Commands



Communication commands are listed in the table below. All these communication commands are issued from the flash memory programmer and the 78K0S/KA1+ performs processing corresponding to the respective communication commands.

Classification	Command Name	Function
Erase	Batch erase (chip erase) command	Erases the contents of the entire memory
	Block erase command	Erases the contents of the memory of the specified block
Write	Write command	Writes to the specified address range and executes a verify check of the contents.
Checksum	Checksum command	Reads the checksum of the specified address range and compares with the written data.
Blank check	Blank check command	Confirms the erasure status of the entire memory.
Security	Security setting command	Prohibits batch erase (chip erase) command, block erase command, and write command to prevent operation by third parties.

Table 18-5. Communication Commands

The 78K0S/KA1+ returns a response for the communication command issued by the dedicated flash memory programmer. The response names sent from the 78K0S/KA1+ are listed below.

Table 18-6. Response Name

Response Name	Function		
АСК	Acknowledges command/data.		
NAK	Acknowledges illegal command/data.		

18.7.3 Security settings

The operations shown below can be prohibited using the security setting command.

• Batch erase (chip erase) is prohibited

Execution of the block erase and batch erase (chip erase) commands for entire blocks in the flash memory is prohibited. Once execution of the batch erase (chip erase) command is prohibited, all the prohibition settings can no longer be cancelled.

• Block erase is prohibited

Execution of the block erase command in the flash memory is prohibited. This prohibition setting can be cancelled using the batch erase (chip erase) command.

• Write is prohibited

Execution of the write and block erase commands for entire blocks in the flash memory is prohibited. This prohibition setting can be cancelled using the batch erase (chip erase) command.

Remark The security setting is valid when the programming mode is set next time.

The batch erase (chip erase), block erase, and write commands are enabled by the default setting when the flash memory is shipped. The above security settings are possible only for on-board/off-board programming. Each security setting can be used in combination.

Table 18-7 shows the relationship between the erase and write commands when the 78K0S/KA1+ security function is enabled.

Commar	d Batch Erase (Chip Erase) Command	Block Erase Command	Write Command
When batch erase (chip erase) security operation is enabled	Disabled	Disabled	Enabled ^{Note}
When block erase security operation is enabled	Enabled		Enabled
When write security operation is enabled	1		Disabled

Table 18-7. Relationship Between Commands When Security Function Is Enabled

Note Since the erase command is disabled, data different from that which has already been written to the flash memory cannot be written.

Caution After the security setting of the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written because the erase command is disabled.

Table 18-8 shows the relationship between the security setting and the operation in each programming mode.

Programming Mode	On-Board/Off-Bo	ard Programming	Self Programming		
Security Setting	Security Setting	Security Operation	Security Setting	Security Operation	
Batch erase (chip erase)	Possible	Possible Valid ^{Note 1}		Invalid ^{Note 2}	
Block erase					
Write					

 Table 18-8. Relationship Between Security Setting and Operation In Each Programming Mode

Notes 1. Execution of each command is prohibited by the security setting.

2. Execution of self programming command is possible regardless of the security setting.

18.8 Flash Memory Programming by Self Programming

The 78K0S/KA1+ supports a self programming function that can be used to rewrite the flash memory via a user program, making it possible to upgrade programs in the field.

Caution Self programming processing must be included in the program before performing self programming.

Remarks 1. For usage of self programming, refer to the examples from 18.8.4. onward.

2. To use the internal flash memory of the 78K0S/KA1+ as the external EEPROM[™] for storing data, refer to 78K0S/Kx1+ EEPROM Emulation Application Note (U17379E).

18.8.1 Outline of self programming

To execute self programming, shift the mode from the normal operation of the user program (normal mode) to the self programming mode. Write/erase processing for the flash memory, which has been set to the register in advance, is performed by executing the HALT instruction during self programming mode. The HALT state is automatically released when processing is completed.

To shift to the self programming mode, execute a specific sequence for a specific register. Refer to **18.8.4 Example of shifting normal mode to self programming mode** for details.


Remark Data written by self programming can be referenced with the MOV instruction.

Mode	User Program Execution	Execution of Write/erase for Flash Memory with HALT Instruction		
Normal mode	Enabled	-		
Self programming mode	Enabled ^{Note}	Enabled		

Table 18-9. Self Programming Mode

Note Maskable interrupt servicing is disabled during self programming mode.

Figure 18-8 shows a block diagram for self programming, Figure 18-9 shows the self programming state transition diagram, Table 18-10 lists the commands for controlling self programming.



CHAPTER 18 FLASH MEMORY




Figure 18-9. Self Programming State Transition Diagram



Command Name	Function	Time Taken from HALT Instruction Execution to Command Execution End
Internal verify 1	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written to an entire block.	Internal verify for 1 block (internal verify command executed once): 6.8 ms
Internal verify 2	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written to multiple addresses in the same block.	Internal verify of 1 byte: 27 μ s
Block erasure ^{Note}	This command is used to erase a specified block. Specify the block number before execution.	8.5 ms
Block blank check	This command is used to check if data in a specified block has been erased. Specify the block number, then execute this command.	480 μs
Byte write	This command is used to write 1-byte data to the specified address in the flash memory. Specify the write address and write data, then execute this command.	150 <i>μ</i> s

Note Set the number of retrials larger than the block erasure time divided by the time (8.5 ms) for one erase, in accordance with the time (MAX. value) required for flash memory block erasures.

Remark The internal verify 1 command can be executed by specifying an address in the same block, but internal verify 2 is recommended if data is written to multiple addresses in the same block.

18.8.2 Cautions on self programming function

- No instructions can be executed while a self programming command is being executed. Therefore, clear and restart the watchdog timer counter in advance so that the watchdog timer does not overflow during self programming. Refer to **Table 18-10** for the time taken for the execution of self programming.
- Interrupts that occur during self programming can be acknowledged after self programming mode ends. To avoid this operation, disable interrupt servicing (by setting MK0 and MK1 to FFH, and executing the DI instruction) before the mode is shifted from the normal mode to the self programming mode by a specific sequence.
- RAM is not used while a self programming command is being executed.
- If the supply voltage drops or the reset signal is input while the flash memory is being written or erased, writing/erasing is not guaranteed.
- The value of the blank data set during block erasure is FFH.
- Set the CPU clock beforehand so that it is 1 MHz or higher during self programming.
- Execute self programming after executing the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode. At this time, the HALT instruction is automatically released after 10 μs (MAX.) + 2 CPU clocks (fcPu).
- If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode, wait for 8 μs after releasing the HALT status, and then execute self programming.
- Check FPRERR using a 1-bit memory manipulation instruction.
- The state of the pins in self programming mode is the same as that in HALT mode.
- Since the security function set via on-board/off-board programming is disabled in self programming mode, the self programming command can be executed regardless of the security function setting. To disable write or erase processing during self programming, set the protect byte.
- Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.
- Clear the value of the FLCMD register to 00H immediately before setting to self programming mode and normal mode.

18.8.3 Registers used for self programming function

The following registers are used for the self programming function.

- Flash programming mode control register (FLPMC)
- Flash protect command register (PFCMD)
- Flash status register (PFS)
- Flash programming command register (FLCMD)
- Flash address pointers H and L (FLAPH and FLAPL)
- Flash address pointer H compare register and flash address pointer L compare register (FLAPHC and FLAPLC)
- Flash write buffer register (FLW)

The 78K0S/KA1+ has an area called a protect byte at address 0081H of the flash memory.

(1) Flash programming mode control register (FLPMC)

This register is used to set the operation mode when data is written to the flash memory in the self programming mode, and to read the set value of the protect byte.

Data can be written to FLPMC only in a specific sequence (refer to **18.8.3 (2)** Flash protect command register (PFCMD)) so that the application system does not stop by accident because of malfunctions due to noise or program hang-ups.

This register is set with an 8-bit memory manipulation instruction. Reset signal generation makes the contents of this register undefined.

Figure 18-10. Format of Flash Programming Mode Control Register (FLPMC)

Address: F	FA2H A	After reset: l	Jndefined ^{№ote}	¹ R/W [№]	te 2			
Symbol	7	6	5	4	3	2	1	0
FLPMC	0	PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	0	FLSPM
	FLSPM Selection of operation mode during self programming mode							
	0	Normal mod	Normal mode					
		This is the	This is the normal operation status. Executing the HALT instruction sets					
		standby s	status.					
	1	Self program	mming mode	Э				
		Self prog	Self programming commands can be executed by executing the specific					
		sequence	sequence to change modes while in normal mode.					
		Set a cor	Set a command, an address, and data to be written, then execute the HALT					

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	The set value of the protect byte
					is read to these bits.

Notes 1. Bit 0 (FLSPM) is cleared to 0 when reset is released. The set value of the protect byte is read to bits 2 to 6 (PRSELF0 to PRSELF4) after reset is released.

2. Bits 2 to 6 (PRSELF0 to PRSELF4) are read-only.

instruction to execute self programming.

- Cautions 1. For cautions in case of setting the self programming mode, refer to 18.8.2 Cautions on self programming function.
 - 2. Set the CPU clock beforehand so that it is 1 MHz or higher during self programming.
 - 3. Execute self programming after executing the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (fcPU).
 - 4. If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode, wait for 8 μ s after releasing the HALT status, and then execute self programming.
 - 5. Clear the value of the FLCMD register to 00H immediately before setting to self programming mode and normal mode.

(2) Flash protect command register (PFCMD)

If the application system stops inadvertently due to malfunction caused by noise or program hang-up, an operation to write the flash programming mode control register (FLPMC) may have a serious effect on the system. PFCMD is used to protect FLPMC from being written, so that the application system does not stop inadvertently.

Writing FLPMC is enabled only when a write operation is performed in the following specific sequence.

- <1> Write a specific value to PFCMD (A5H)
- <2> Write the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is invalid)

- <3> Write the inverted value of the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is invalid)
- <4> Write the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is valid)
- Caution Interrupt servicing cannot be executed in self programming mode. Disable interrupt servicing (by executing the DI instruction while MK0 and MK1 = FFH) between the points before executing the specific sequence that sets self programming mode and after executing the specific sequence that changes the mode to the normal mode.

This rewrites the value of the register, so that the register cannot be written illegally.

Occurrence of an illegal write operation can be checked by bit 0 (FPRERR) of the flash status register (PFS). Check FPRERR using a 1-bit memory manipulation instruction.

A5H must be written to PFCMD each time the value of FLPMC is changed.

PFCMD can be set with an 8-bit memory manipulation instruction.

Reset signal generation makes PFCMD undefined.

Figure 18-11. Format of Flash Protect Command Register (PFCMD)

Address: F	FA0H	After reset: l	Jndefined	W				
Symbol	7	6 5		4	3	2	1	0
PFCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0

(3) Flash status register (PFS)

If data is not written to the flash programming mode control register (FLPMC), which is protected, in the correct sequence (writing the flash protect command register (PFCMD)), FLPMC is not written and a protection error occurs. If this happens, bit 0 of PFS (FPRERR) is set to 1.

When FPRERR is 1, it can be cleared to 0 by writing 0 to it.

Errors that may occur during self programming are reflected in bit 1 (VCERR) and bit 2 (WEPRERR) of PFS. VCERR or WEPRERR can be cleared by writing 0 to them.

All the flags of the PFS register must be pre-cleared to 0 to check if the operation is performed correctly.

PFS can be set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears PFS to 00H.

Caution Check FPRERR using a 1-bit memory manipulation instruction.

Figure 18-12. Format of Flash Status Register (PFS)

Address: F	FA1H A	After reset:	00H	R/W						
Symbol 7		6 5		4	3	2	1	0		
PFS	0	0	0	0	0	WEPRERR	VCERR	FPRERR		

1. Operating conditions of FPRERR flag

<Setting conditions>

- If PFCMD is written when the store instruction operation recently performed on a peripheral register is not to write a specific value (A5H) to FLPMC
- If the first store instruction operation after <1> is on a peripheral register other than FLPMC
- If the first store instruction operation after <2> is on a peripheral register other than FLPMC

- If a value other than the inverted value of the value to be set to FLPMC is written by the first store instruction after <2>
- If the first store instruction operation after <3> is on a peripheral register other than FLPMC
- If a value other than the value to be set to FLPMC (value written in <2>) is written by the first store instruction after <3>

Remark The numbers in angle brackets above correspond to the those in (2) Flash protect command register (PFCMD).

<Reset conditions>

- If 0 is written to the FPRERR flag
- If the reset signal is generated
- 2. Operating conditions of VCERR flag
- <Setting conditions>
- Erasure verification error
- Internal writing verification error

If VCERR is set, it means that the flash memory has not been erased or written correctly. Erase or write the memory again in the specified procedure.

Remark The VCERR flag may also be set if an erase or write protect error occurs.

<Reset conditions>

- When 0 is written to the VCERR flag
- When the reset signal is generated

3. Operating conditions of WEPRERR flag

<Setting conditions>

- If the area specified by the protect byte to be protected from erasing or writing is specified by the flash address pointer H (FLAPH) and a command is executed to this area
- If 1 is written to a bit that has not been erased (a bit for which the data is 0).

<Reset conditions>

- When 0 is written to the WEPRERR flag
- When the reset signal is generated

(4) Flash programming command register (FLCMD)

This register is used to specify whether the flash memory is erased, written, or verified in the self programming mode.

This register is set with a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Address: F	FA3H A	After reset: 0	00H R/V	V				
Symbol	7	6 5		4	3	2	1	0
FLCMD	0	0	0	0	0	FLCMD2	FLCMD1	FLCMD0

Figure 18-13. Format of Flash Programming Command Register (FLCMD)

FLCMD2	FLCMD1	FLCMD0	Command Name	Function
0	0	1	Internal verify 1	This command is used to check if
				data has been correctly written to the
				flash memory. It is used to check
				whether data has been written to an
				entire block. If an error occurs, bit 1
				(VCERR) or bit 2 (WEPRERR) of the
				flash status register (PFS) is set to 1.
0	1	0	Internal verify 2	This command is used to check if
				data has been correctly written to the
				flash memory. It is used to check
				whether data has been written to
				multiple addresses in the same
				block. If an error occurs, bit 1
				(VCERR) or bit 2 (WEPRERR) of the
				flash status register (PFS) is set to 1.
0	1	1	Block erase	This command is used to erase
				specified block. It is used both in the
				on-board mode and self
				programming mode.
1	0	0	Block blank check	This command is used to check if the
				specified block has been erased.
1	0	1	Byte write	This command is used to write 1-byte
				data to the specified address in the
				flash memory. Specify the write
				address and write data, then execute
				this command.
				If 1 is written to a bit that has not
				been erased (a bit for which the data
				is 0), then bit 2 (WEPRERR) of the
				flash status register (PFS) becomes
				1.
Othe	er than abov	'e ^{Note}	Setting prohibited	

Note If any command other than those above is executed, command execution may immediately be terminated, and bits 1 and 2 (WEPRERR and VCERR) of the flash status register (PFS) may be set to 1.

(5) Flash address pointers H and L (FLAPH and FLAPL)

These registers are used to specify the start address of the flash memory when the memory is erased, written, or verified in the self programming mode.

FLAPH and FLAPL consist of counters, and they are incremented until the values match with those of FLAPHC and FLAPLC when the programming command is not executed. When the programming command is executed, therefore, set the value again.

These registers are set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation makes these registers undefined.

Figure 18-14. Format of Flash Address Pointer H/L (FLAPH/FLAPL)

Address: FFA4H, FFA5H After reset: Undefined

FLAPH (FFA5H)

FLAPL (FFA4H)

4																
Ī	0	0	0	0	FLA											
					P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

Caution Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.

R/W

(6) Flash address pointer H compare register and flash address pointer L compare register (FLAPHC and FLAPLC)

These registers are used to specify the address range in which the internal sequencer operates when the flash memory is verified in the self programming mode.

Set FLAPHC to the same value as that of FLAPH. Set the last address of the range in which verification is to be executed to FLAPLC.

These registers are set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 18-15. Format of Flash Address Pointer H/L Compare Registers (FLAPHC/FLAPLC)

Address: FFA6H, FFA7H After reset: 00H R/W

FLAPHC (FFA6H)

FLAPLC (FFA7H)

)			
Ī	0	0	0	0	FLAP											
					C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

- Cautions 1. Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.
 - 2. Set the number of the block subject to a block erase, verify, or blank check (same value as FLAPH) to FLAPHC.
 - 3. Clear FLAPLC to 00H when a block erase is performed, and FFH when a blank check is performed.

(7) Flash write buffer register (FLW)

This register is used to store the data to be written to the flash memory. This register is set with a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Figure 18-16. Format of Flash Write Buffer Register (FLW)

Address: F	FA8H	After reset: 0	00H R/V	V				
Symbol	7	6	5	4	3	2	1	0
FLW	FLW7	FLW6	FLW5	FLW4	FLW3	FLW2	FLW1	FLW0

(8) Protect byte

This protect byte is used to specify the area that is to be protected from writing or erasing. The specified area is valid only in the self programming mode. Because self programming of the protected area is invalid, the data written to the protected area is guaranteed.

Figure 18-17. Format of Protect Byte (1/2)

Address: 0081H

 7	6	5	4	3	2	1	0
1	PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	1	1

• μPD78F9221

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status
0	1	1	0	0	Blocks 7 to 0 are protected.
0	1	1	0	1	Blocks 5 to 0 are protected. Blocks 6 and 7 can be written or erased.
0	1	1	1	0	Blocks 3 to 0 are protected. Blocks 4 to 7 can be written or erased.
0	1	1	1	1	Blocks 1 and 0 are protected. Blocks 2 to 7 can be written or erased.
1	1	1	1	1	All blocks can be written or erased.
	C)ther than abov		Setting prohibited	

• μPD78F9222

• µFD18F9222								
PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status			
0	1	0	0	0	Blocks 15 to 0 are protected.			
0	1	0	0	1	Blocks 13 to 0 are protected. Blocks 14 and 15 can be written or erased.			
0	1	0	1	0	Blocks 11 to 0 are protected. Blocks 12 to 15 can be written or erased.			
0	1	0	1	1	Blocks 9 to 0 are protected. Blocks 10 to 15 can be written or erased.			
0	1	1	0	0	Blocks 7 to 0 are protected. Blocks 8 to 15 can be written or erased.			
0	1 1		0	1	Blocks 5 to 0 are protected. Blocks 6 to 15 can be written or erased.			
0	1	1	1	0	Blocks 3 to 0 are protected. Blocks 4 to 15 can be written or erased.			
0	0 1 1		1	Blocks 1 and 0 are protected. Blocks 2 to 15 can be written or e				
1	1	1	1	1	All blocks can be written or erased.			
	C	ther than abov	e		Setting prohibited			

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status
0	0	0	0	0	Blocks 31 to 0 are protected.
0	0	0	0	1	Blocks 29 to 0 are protected. Blocks 30 and 31 can be written or eras
0	0	0	1	0	Blocks 27 to 0 are protected. Blocks 28 to 31 can be written or erase
0	0	0	1	1	Blocks 25 to 0 are protected. Blocks 26 and 31 can be written or eras
0	0	1	0	0	Blocks 23 to 0 are protected. Blocks 24 to 31 can be written or erase
0	0	1	0	1	Blocks 21 to 0 are protected. Blocks 22 to 31 can be written or erase
0	0	1	1	0	Blocks 19 to 0 are protected. Blocks 20 to 31 can be written or erase
0	0	1	1	1	Blocks 17 to 0 are protected. Blocks 18 to 31 can be written or erase
0	1	0	0	0	Blocks 15 to 0 are protected. Blocks 16 to 31 can be written or erase
0	1	0	0	1	Blocks 13 to 0 are protected. Blocks 14 to 31 can be written or erase
0	1	0	1	0	Blocks 11 to 0 are protected. Blocks 12 to 31 can be written or erase
0	1	0	1	1	Blocks 9 to 0 are protected. Blocks 10 to 31 can be written or erase
0	1	1	0	0	Blocks 7 to 0 are protected. Blocks 8 to 31 can be written or erased
0	1	1	0	1	Blocks 5 to 0 are protected. Blocks 6 to 31 can be written or erased
0	1	1	1	0	Blocks 3 to 0 are protected. Blocks 4 to 31 can be written or erased
0	1	1	1	1	Blocks 1 and 0 are protected. Blocks 2 to 31 can be written or erased
1	1	1	1	1	All blocks can be written or erased.
	C	Other than abov	<i>r</i> e		Setting prohibited

Figure 18-17. Format of Protect Byte (2/2)

<R>

18.8.4 Example of shifting normal mode to self programming mode

The operating mode must be shifted from normal mode to self programming mode before performing self programming.

An example of shifting to self programming mode is explained below.

- <1> Disable interrupts if the interrupt function is used (by setting the interrupt mask flag registers (MK0, MK1) to FFH and executing the DI instruction).
- <2> Clear FLCMD (FLCMD = 00H).
- <3> Clear the flash status register (PFS).
- <4> Set self programming mode using a specific sequence^{Note}.
 - Write a specific value (A5H) to PFCMD.
 - Write 01H to FLPMC (writing in this step is invalid).
 - Write 0FEH (inverted value of 01H) to FLPMC (writing in this step is invalid).
 - Write 01H to FLPMC (writing in this step is valid).
- <5> Execute NOP instruction and HALT instruction.
- <6> Check the execution result of the specific sequence using bit 0 (FPRERR) of PFS. Abnormal \rightarrow <3>, normal \rightarrow <7>
- <7> Mode shift is completed.
- Note If the CPU clock is lower than 1 MHz, set it to be 1 MHz or higher.

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.




Figure 18-18. Example of Shifting to Self Programming Mode

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.

Remark <1> to <7> in Figure 18-18 correspond to <1> to <7> in 18.8.4 (previous page).

An example of the program that shifts the mode to self programming mode is shown below.


```
;-----
; START
;-----
      MOV
             МКО,#11111111В
                             ; Masks all interrupts
      MOV
             MK1,#11111111B
      MOV
             FLCMD,#00H
                             ; Clear FLCMD register
      DI
ModeOnLoop:
                              ; Configure settings so that the CPU clock \geq 1 MHz
      MOV
             PFS,#00H
                              ; Clears flash status register
      MOV
             PFCMD,#0A5H
                              ; PFCMD register control
             FLPMC,#01H
      MOV
                              ; FLPMC register control (sets value)
      MOV
              FLPMC, #0FEH
                              ; FLPMC register control (inverts set value)
              FLPMC,#01H
                              ; Sets self programming mode with FLPMC register
      MOV
                              ; control (sets value)
      NOP
      HALT
      BT
              PFS.0, $ModeOnLoop ; Checks completion of write to specific registers
                              ; Repeats the same processing when an error occurs.
;-----
;END
;-----
```

18.8.5 Example of shifting self programming mode to normal mode

The operating mode must be returned from self programming mode to normal mode after performing self programming.

An example of shifting to normal mode is explained below.

- <1> Clear FLCMD (FLCMD = 00H).
- <2> Clear the flash status register (PFS).
- <3> Set normal mode using a specific sequence.
 - Write the specific value (A5H) to PFCMD.
 - Write 00H to FLPMC (writing in this step is invalid)
 - Write 0FFH (inverted value of 00H) to FLPMC (writing in this step is invalid)
 - Write 00H to FLPMC (writing in this step is valid)
- <4> Check the execution result of the specific sequence using bit 0 (FPRERR) of PFS^{Note}.
 - Abnormal \rightarrow <2>, normal \rightarrow <5>
- <5> Enable interrupt servicing (by executing the EI instruction and changing MK0 and MK1) to restore the original state.
- <6> Mode shift is completed
- Note Restore the CPU clock to its setting before self programming, after normal execution of the specific sequence.
- Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.





Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.

Remark <1> to <6> in Figure 18-19 correspond to <1> to <6> in **18.8.5** (previous page).

An example of a program that shifts the mode to normal mode is shown below.

; ; START				
;	MOV	FLCMD,#00H	;	Clear FLCMD register
Mode0f	fLoop:			
	MOV	PFS,#00H	;	Clears flash status register
	MOV	PFCMD,#0A5H	;	PFCMD register control
	MOV	FLPMC,#00H	;	FLPMC register control (sets value)
	MOV	FLPMC,#0FFH	;	FLPMC register control (inverts set value)
	MOV	FLPMC,#00H	;	Sets normal mode via FLPMC register control (sets value)
	BT	PFS.0,\$ModeOffLoop	;	Checks completion of write to specific registers
			;	Repeats the same processing when an error occurs
			;	Restore the CPU clock to its setting before the self
			;	programming, after normal completion of the specific
			;	sequence
	MOV	MKO,#INT_MKO	;	Restores interrupt mask flag
	MOV	MK1,#INT_MK1		
	EI			
;				
;END				
;				

18.8.6 Example of block erase operation in self programming mode

An example of the block erase operation in self programming mode is explained below.

- <1> Set 03H (block erase) to the flash program command register (FLCMD).
- <2> Set the block number to be erased, to flash address pointer H (FLAPH).
- <3> Set flash address pointer L (FLAPL) to 00H.
- <4> Write the same value as FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set the flash address pointer L compare register (FLAPLC) to 00H.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note1}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS^{Note 2}. Abnormal \rightarrow <10>
 - Normal \rightarrow <12>
- <10> If the number of times the erase command can be executed has not been exceeded, return to step <6> and re-execute the command. If the number of times the erase command can be executed has been exceeded, block erasure ends abnormally.
- <11> Block erase processing is abnormally terminated.
- <12> Block erase processing is normally terminated.


Notes 1. This setting is not required when the watchdog timer is not used.

2. Separately check the WEPRERR bit to check for errors in executing the erase command on a writeprohibited area.

<R>

<R>

Figure 18-20. Example of Block Erase Operation in Self Programming Mode



Note This setting is not required when the watchdog timer is not used.

Remark <1> to <12> in Figure 18-20 correspond to <1> to <12> in 18.8.6 (previous page).

<R>

An example of a program that performs a block erase in self programming mode is shown below.

;------; START ;-----<R> MOV в,#48 ; Specifies the number of times the erase command can be ; executed. ; (4.0 V to 5.5 V Time for executing block erasure 100 times) FlashBlockErase: MOV FLCMD, #03H ; Sets flash control command (block erase) MOV FLAPH,#07H ; Sets number of block to be erased (block 7 is specified here) FLAPL,#00H ; Fixes FLAPL to "00H" MOV MOV FLAPHC,#07H ; Sets erase block compare number (same value as that of FLAPH) MOV FLAPLC, #00H ; Fixes FLAPLC to "00H" EraseRetry: MOV PFS,#00H ; Clears flash status register MOV WDTE,#0ACH ; Clears & restarts WDT ; Self programming is started HALT MOV A,PFS <R> A,#00H CMP ; Checks execution result ΒZ \$StatusNormal ; Normal termination DBNZ B, \$EraseRetry ; Checks whether to re-execute the erase command. ;------;END (abnormal termination processing); Perform processing to shift to normal mode in order to return to normal processing ;-----StatusError: ;-----;END (normal termination processing) ;------

StatusNormal:

18.8.7 Example of block blank check operation in self programming mode

An example of the block blank check operation in self programming mode is explained below.

- <1> Set 04H (block blank check) to the flash program command register (FLCMD).
- <2> Set the number of block for which a blank check is performed, to flash address pointer H (FLAPH).
- <3> Set flash address pointer L (FLAPL) to 00H.
- <4> Write the same value as FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set the flash address pointer L compare register (FLAPLC) to FFH.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS. Abnormal \rightarrow <10>

Normal $\rightarrow <11>$

- <10> Block blank check is abnormally terminated.
- <11> Block blank check is normally terminated.
- Note This setting is not required when the watchdog timer is not used.




Figure 18-21. Example of Block Blank Check Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 18-21 correspond to <1> to <11> in 18.8.7 (previous page).

An example of a program that performs a block blank check in self programming mode is shown below.

; -----; START ; ------

FlashBlockBlankCheck:

MOV	FLCMD,#04H	;	Sets flash control command (block blank check)
MOV	FLAPH,#07H	;	Sets number of block for blank check (block 7 is specified
		;	here)
MOV	FLAPL,#00H	;	Fixes FLAPL to "00H"
MOV	FLAPHC,#07H	;	Sets blank check block compare number (same value as that of
		;	FLAPH)
MOV	FLAPLC,#0FFH	;	Fixes FLAPLC to "FFH"
MOV	PFS,#00H	;	Clears flash status register
MOV	WDTE,#0ACH	;	Clears & restarts WDT
HALT		;	Self programming is started
MOV	A,PFS		
MOV	CmdStatus,A	;	Execution result is stored in variable
		;	(CmdStatus = 0: normal termination, other than 0: abnormal
		;	termination)

;-----

;END

;-----

18.8.8 Example of byte write operation in self programming mode

An example of the byte write operation in self programming mode is explained below.

- <1> Set 05H (byte write) to the flash program command register (FLCMD).
- <2> Set the number of block to which data is to be written, to flash address pointer H (FLAPH).
- <3> Set the address at which data is to be written, to flash address pointer L (FLAPL).
- <4> Set the data to be written, to the flash write buffer register (FLW).
- <5> Clear the flash status register (PFS).
- <6> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <7> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <8> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS. Abnormal \rightarrow <9>

Normal \rightarrow <10>

- <9> Byte write processing is abnormally terminated.
- <10> Byte write processing is normally terminated.

Note This setting is not required when the watchdog timer is not used.

Caution If a write results in failure, erase the block once and write to it again.




Figure 18-22. Example of Byte Write Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <10> in Figure 18-22 correspond to <1> to <10> in 18.8.8 (previous page).

An example of a program that performs a byte write in self programming mode is shown below.

;		
; START		
;		
FlashWrite:		
MOV	FLCMD,#05H	; Sets flash control command (byte write)
MOV	FLAPH,#07H	; Sets address to which data is to be written, with
		; FLAPH (block 7 is specified here)
MOV	FLAPL,#20H	; Sets address to which data is to be written, with
		; FLAPL (address 20H is specified here)
MOV	FLW,#10H	; Sets data to be written (10H is specified here)
MOV	PFS,#00H	; Clears flash status register
MOV	WDTE,#0ACH	; Clears & restarts WDT
HALT		; Self programming is started
MOV	A,PFS	
MOV	CmdStatus,A	; Execution result is stored in variable
		; (CmdStatus = 0: normal termination, other than 0: abnormal
		; termination)
;		

; END

;-----

18.8.9 Example of internal verify operation in self programming mode

Examples of the internal verify 1 and 2 operations in self programming mode are explained below.

• Internal verify 1

- <1> Set 01H (internal verify) to the flash program command register (FLCMD).
- <2> Set the block number for which internal verify is performed, to flash address pointer H (FLAPH).
- <3> Set 00H to the flash address pointer L (FLAPL).
- <4> Write the same value as that of FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set FFH to the flash address pointer L compare register (FLAPLC).
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.
 - Abnormal \rightarrow <10>

Normal $\rightarrow <11>$

- <10> Internal verify processing is terminated abnormally.
- <11> Internal verify processing is terminated normally.

• Internal verify 2

- <1> Set 02H (internal verify 2) to the flash program command register (FLCMD).
- <2> Set the block number for which internal verify is performed, to flash address pointer H (FLAPH).
- <3> Set the verify start address to the flash address pointer L (FLAPL).
- <4> Write the same value as that of FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set the verify end address to the flash address pointer L compare register (FLAPLC).
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS. Abnormal \rightarrow <10>

Normal $\rightarrow <11>$

- <10> Internal verify processing is terminated abnormally.
- <11> Internal verify processing is terminated normally.

Note This setting is not required when the watchdog timer is not used.






Figure 18-23. Example of Internal Verify 1 Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 18-23 correspond to <1> to <11> of internal verify 1 in 18.8.9 (previous page).





Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 18-24 correspond to <1> to <11> of internal verify 2 in **18.8.9** (the page before last).

Example programs that perform internal verify 1 and 2 in self programming mode are shown below.

```
    Internal verify 1

;-----
;START
;-----
FlashVerify:
      MOV
              FLCMD,#01H
                            ; Sets flash control command (internal verify 1)
      MOV
              FLAPH,#07H
                             ; Sets block number for which internal verify is performed,
                             ; to FLAPH (Example: Block 7 is specified here)
      MOV
              FLAPL,#00H
                             ; Sets 00H
      MOV
              FLAPHC,#07H
      MOV
              FLAPLC, #FFH
                             ; Sets FFH
      MOV
              PFS,#00H
                            ; Clears flash status register
              WDTE,#0ACH
      MOV
                             ; Clears & restarts WDT
      HALT
                             ; Self programming is started
      MOV
              A.PFS
      MOV
              CmdStatus,A
                             ; Execution result is stored in variable
                             ; (CmdStatus = 0: normal termination, other than 0: abnormal
                             ; termination)
;-----
; END
;------

    Internal verify 2

;------
;START
;-----
FlashVerify:
      MOV
              FLCMD,#02H
                            ; Sets flash control command (internal verify 2)
                             ; Sets block number for which internal verify is
      MOV
              FLAPH,#07H
                             ; performed, to FLAPH (Example: Block 7 is specified here)
      MOV
                             ; Sets FLAPL to the start address for verify (Example: Address
              FLAPL,#00H
                             ; 00H is specified here)
      MOV
              FLAPHC,#07H
      MOV
              FLAPLC,#20H
                             ; Sets FLAPLC to the end address for verify (Example: Address
                             ; 20H is specified here)
              PFS,#00H
      MOV
                             ; Clears flash status register
              WDTE, #0ACH
                             ; Clears & restarts WDT
      MOV
      HALT
                             ; Self programming is started
      MOV
              A,PFS
      MOV
              CmdStatus,A
                             ; Execution result is stored in variable
                             ; (CmdStatus = 0: normal termination, other than 0: abnormal
                             ; termination)
```

;-----

;END

;-----


18.8.10 Examples of operation when command execution time should be minimized in self programming mode

Examples of operation when the command execution time should be minimized in self programming mode are explained below.

(1) Erasure to blank check

- <1> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <2> Execution of block erase \rightarrow Error check (<1> to <12> in **18.8.6**)
- <3> Execution of block blank check \rightarrow Error check (<1> to <11> in 18.8.7)
- <4> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)

Figure 18-25. Example of Operation When Command Execution Time Should Be Minimized (from Erasure to Blank Check)



Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <4> in Figure 18-25 correspond to <1> to <4> in 18.8.10 (1) above.

An example of a program when the command execution time (from erasure to black check) should be minimized in self programming mode is shown below.

```
; START
;------
      MOV
              MK0,#11111111B ; Masks all interrupts
              MK1,#11111111B
      MOV
              FLCMD,#00H
      MOV
                             ; Clears FLCMD register
      DI
ModeOnLoop:
                              ; Configure settings so that the CPU clock \geq 1 MHz
      MOV
              PFS,#00H
                              ; Clears flash status register
      MOV
              PFCMD,#0A5H
                              ; PFCMD register control
      MOV
              FLPMC,#01H
                              ; FLPMC register control (sets value)
      MOV
              FLPMC, #0FEH
                              ; FLPMC register control (inverts set value)
      MOV
              FLPMC,#01H
                              ; Sets self programming mode with FLPMC register control (sets
                              ; value)
      NOP
      HALT
      ΒT
              PFS.0,$ModeOnLoop ; Checks completion of write to specific registers
                                ; Repeats the same processing when an error occurs
FlashBlockErase:
      MOV
              FLCMD,#03H
                              ; Sets flash control command (block erase)
      MOV
              FLAPH,#07H
                              ; Sets number of block to be erased (block 7 is specified
                              ; here)
      MOV
              FLAPL,#00H
                              ; Fixes FLAPL to "00H"
                              ; Sets erase block compare number (same value as that of
      MOV
              FLAPHC, #07H
                              ; FLAPH)
      MOV
              FLAPLC,#00H
                              ; Fixes FLAPLC to "00H"
      MOV
              WDTE, #0ACH
                              ; Clears & restarts WDT
      HALT
                              ; Self programming is started
      MOV
              A, PFS
      CMP
              A,#00H
      BNZ
              $StatusError
                              ; Checks erase error
                              ; Performs abnormal termination processing when an error
                              ; occurs.
FlashBlockBlankCheck:
              FLCMD, #04H
                              ; Sets flash control command (block blank check)
      MOV
      MOV
              FLAPH,#07H
                              ; Sets number of block for blank check (block 7 is specified
                              ; here)
```

; Fixes FLAPL to "00H"

MOV


FLAPL,#00H

	MOV	FLAPHC,#07H	; Sets blank check block compare number (same value as of
			; FLAPH)
	MOV	FLAPLC,#0FFH	; Fixes FLAPLC to "FFH"
	MOV	WDTE,#0ACH	; Clears & restarts WDT
	HALT		; Self programming is started
	MOV	A,PFS	
	CMP	А,#00Н	
	BNZ	\$StatusError	; Checks blank check error
			; Performs abnormal termination processing when an error
			; occurs.
	MOV	FLCMD,#00H	; Clears FLCMD register
ModeOf	fLoop:		
	MOV	PFS,#00H	; Clears flash status register
	MOV	PFCMD,#0A5H	; PFCMD register control
	MOV	FLPMC,#00H	; FLPMC register control (sets value)
	MOV	FLPMC,#0FFH	; FLPMC register control (inverts set value)
	MOV	FLPMC,#00H	; Sets normal mode via FLPMC register control (sets value)
	ВТ	PFS.0,\$ModeOffI	Loop; Checks completion of write to specific registers
			; Repeats the same processing when an error occurs
			; Restore the CPU clock to its setting before the self
			; programming, after normal completion of the specific
			; sequence
	MOV	MK0,#INT_MK0	; Restores interrupt mask flag
	MOV	MK1,#INT_MK1	
	EI		
	BR	StatusNormal	
	normal mo	ode in order to r	cessing); Perform processing to shift to return to normal processing
	Error:		
		ermination proces	ssing)
;			
Status	Normal:		

(2) Write to internal verify

- <1> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <2> Specification of source data for write
- <3> Execution of byte write \rightarrow Error check (<1> to <10> in **18.8.8**)
- <4> <3> is repeated until all data are written.
- <5> Execution of internal verify \rightarrow Error check (<1> to <11> in 18.8.9)
- <6> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)

Figure 18-26. Example of Operation When Command Execution Time Should Be Minimized (from Write to Internal Verify)



Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <6> in Figure 18-26 correspond to <1> to <6> in 18.8.10 (2) above.

An example of a program when the command execution time (from write to internal verify) should be minimized in self programming mode is shown below.

START		
MOV		; Masks all interrupts
MOV	MK1,#11111111B	
MOV	FLCMD, #00H	; Clears FLCMD register
DI		
IodeOnLoop:		; Configure settings so that the CPU clock \ge 1 MHz
MOV	PFS,#00H	; Clears flash status register
MOV	PFCMD,#0A5H	; PFCMD register control
MOV	FLPMC,#01H	; FLPMC register control (sets value)
MOV	FLPMC,#0FEH	; FLPMC register control (inverts set value)
MOV	FLPMC,#01H	; Sets self programming mode with FLPMC register control
		; (sets value)
NOP		
HALT		
BT	PFS.0,\$ModeOnLoc	pp ; Checks completion of write to specific registers
		; Repeats the same processing when an error occurs
lashWrite:		
MOVW	HL,#DataAdrTop	; Sets address at which data to be written is located
MOVW	DE,#WriteAdr	; Sets address at which data is to be written
lashWriteLoop:		
MOV	FLCMD,#05H	; Sets flash control command (byte write)
MOV	A,D	
MOV	FLAPH,A	; Sets address at which data is to be written
MOV	A,E	
MOV	FLAPL,A	; Sets address at which data is to be written
MOV	A,[HL]	
MOV	FLW,A	; Sets data to be written
MOV	WDTE,#0ACH	; Clears & restarts WDT
HALT		; Self programming is started
MOV	A,PFS	
CMP	A,#00H	
BNZ	\$StatusError	; Checks write error
		; Performs abnormal termination processing when an error
		; occurs.
INCW	HL	; Address at which data to be written is located + 1

	CMPW	AX,#DataAdrBtm	; Performs internal verify processing
	BNC	\$FlashVerify	; if write of all data is completed
	INCW	DE	; Address at which data is to be written + 1
	BR	FlashWriteLoop	
Flash	/erify:		
	MOVW	HL,#WriteAdr	; Sets verify address
	MOV	FLCMD,#02H	; Sets flash control command (internal verify 2)
	MOV	A,H	
	MOV	FLAPH,A	; Sets verify start address
	MOV	A,L	
	MOV	FLAPL,A	; Sets verify start address
	MOV	A,D	
	MOV	FLAPHC,A	; Sets verify end address
	MOV	A,E	
	MOV	FLAPLC,A	; Sets verify end address
	MOV	WDTE,#0ACH	; Clears & restarts WDT
	HALT		; Self programming is started
	MOV	A, PFS	
	CMP	A,#00H	
	BNZ	\$StatusError	; Checks internal verify error
			; Performs abnormal termination processing when an error
			; occurs.
	MOV	FLCMD,#00H	; Clears FLCMD register
Mode0f	fLoop:		
	MOV	PFS,#00H	; Clears flash status register
	MOV	PFCMD,#0A5H	; PFCMD register control
	MOV	FLPMC,#00H	; FLPMC register control (sets value)
	MOV	FLPMC,#0FFH	; FLPMC register control (inverts set value)
	MOV	FLPMC,#00H	; Sets normal mode via FLPMC register control (sets value)
	BT	PFS.0,\$ModeOffLo	pop; Checks completion of write to specific registers
			; Repeats the same processing when an error occurs
			; Restore the CPU clock to its setting before the self
			; programming, after normal completion of the specific
			; sequence
	MOV	MK0,#INT_MK0	; Restores interrupt mask flag
	MOV	MK1,#INT_MK1	
	EI		
	BR	StatusNormal	

	al termination processing); Perform processing to shift	to
normal	mode in order to return to normal processing	
tatusError:		
	termination processing)	
StatusNormal	:	
Data to be	written	
Data to be		
Data to be	written	
Data to be DataAdrTop: DB	written	
Data to be DataAdrTop: DB DB	xxH	
Data to be DataAdrTop: DB DB	xxH xxH	
Data to be DataAdrTop: DB DB DB DB	xxH xxH xxH xxH	
Data to be DataAdrTop: DB DB DB DB	xxH xxH xxH xxH	
Data to be DataAdrTop: DB DB DB DB DB DB	xxH xxH xxH xxH	
Data to be oataAdrTop: DB DB DB DB DB :	xxH xxH xxH xxH	
Data to be DataAdrTop: DB DB DB DB DB : :	xxH xxH xxH xxH	


Remark Internal verify 2 is used in the above program example. Use internal verify 1 to verify a whole block.


18.8.11 Examples of operation when interrupt-disabled time should be minimized in self programming mode

Examples of operation when the interrupt-disabled time should be minimized in self programming mode are explained below.

(1) Erasure to blank check

- <1> Specification of block erase command (<1> to <5> in 18.8.6)
- <2> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <3> Execution of block erase command \rightarrow Error check (<6> to <12> in 18.8.6)
- <4> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)
- <5> Specification of block blank check command (<1> to <5> in **18.8.7**)
- <6> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <7> Execution of block blank check command \rightarrow Error check (<6> to <11> in 18.8.7)
- <8> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)





Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <8> in Figure 18-27 correspond to <1> to <8> in **18.8.11 (1)** (previous page).

<R>

An example of a program when the interrupt-disabled time (from erasure to blank check) should be minimized in self programming mode is shown below.

```
;------
            ; START
            ;------
<R>
                  MOV
                           в,#48
                                         ; Specifies the number of times the erase command can be
                                         ; executed.
                                         ; (4.0 V to 5.5 V Time for executing block erasure 100 times)
            FlashBlockErase:
                  ; Sets erase command
                  MOV
                          FLCMD,#03H
                                         ; Sets flash control command (block erase)
                           FLAPH,#07H
                  MOV
                                         ; Sets number of block to be erased (block 7 is specified here)
                  MOV
                           FLAPL,#00H
                                         ; Fixes FLAPL to "00H"
                  MOV
                           FLAPHC, #07H
                                         ; Sets erase block compare number (same value as that of FLAPH)
                  MOV
                           FLAPLC,#00H
                                         ; Fixes FLAPLC to "00H"
                  CALL
                           !ModeOn
                                         ; Shift to self programming mode
            EraseRetry:
                  ; Execution of erase command
                  MOV
                           PFS,#00H
                                         ; Clears flash status register
                  MOV
                           WDTE,#0ACH
                                         ; Clears & restarts WDT
                  HALT
                                         ; Self programming is started
                           A, PFS
                  MOV
                           A,#00H
                  CMP
                                         ; Checks execution result
                  BNZ
                           $RetryCheck
                                         ; Checks erase error
                                         ; Performs abnormal termination processing when an error
                                          ; occurs.
                  CALL
                           !ModeOff
                                         ; Shift to normal mode
                  ; Sets blank check command
                                         ; Sets flash control command (block blank check)
                           FLCMD,#04H
                  MOV
                           FLAPH,#07H
                                         ; Sets block number for blank check (block 7 is specified here)
                  MOV
                  MOV
                           FLAPL,#00H
                                         ; Fixes FLAPL to "00H"
                  MOV
                           FLAPHC,#07H
                                         ; Sets blank check block compare number (same value as that of
                                         ; FLAPH)
                  MOV
                           FLAPLC, #0FFH
                                         ; Fixes FLAPLC to "FFH"
                  CALL
                           !ModeOn
                                         ; Shift to self programming mode
                  ; Execution of blank check command
                  MOV
                           PFS,#00H
                                         ; Clears flash status register
                  MOV
                           WDTE, #0ACH
                                         ; Clears & restarts WDT
                  HALT
                                         ; Self programming is started
                  MOV
                           A, PFS
```

```
A,#00H
          CMP
                           ; Checks execution result
          BNZ
                $StatusError
                           ; Checks blank check error
                           ; Performs abnormal termination processing when an error occurs
          CALL
                !ModeOff
                           ; Shift to normal mode
          BR
                StatusNormal
<R>
     RetryCheck:
          DBN7
                B, $EraseRetry
     ;END (abnormal termination processing); Perform processing to shift to
         normal mode in order to return to normal processing
     StatusError:
     ;END (normal termination processing)
     StatusNormal:
     ; Processing to shift to self programming mode
     ;-----
     ModeOn:
          MOV
                MK0,#11111111B ; Masks all interrupts
          MOV
                MK1,#11111111B
          MOV
                FLCMD,#00H
                          ; Clears FLCMD register
          DT
     ModeOnLoop:
                           ; Configure settings so that the CPU clock \geq 1 MHz
          MOV
                PFS,#00H
                           ; Clears flash status register
          MOV
                PFCMD,#0A5H
                          ; PFCMD register control
          MOV
                FLPMC,#01H
                           ; FLPMC register control (sets value)
          MOV
                FLPMC, #0FEH
                           ; FLPMC register control (inverts set value)
          MOV
                FLPMC,#01H
                          ; Sets self programming mode via FLPMC register control (sets
                           ; value)
          NOP
          HALT
          ΒT
                PFS.0, $ModeOnLoop ; Checks completion of write to specific registers
                              ; Repeats the same processing when an error occurs
          RET
```

```
; Processing to shift to normal mode
ModeOffLoop:
     MOV
             FLCMD,#00H
                          ; Clears FLCMD register
     MOV
             PFS,#00H
                         ; Clears flash status register
     MOV
             PFCMD,#0A5H
                         ; PFCMD register control
             FLPMC,#00H
                          ; FLPMC register control (sets value)
     MOV
             FLPMC, #0FFH
                         ; FLPMC register control (inverts set value)
     MOV
     MOV
             FLPMC,#00H
                          ; Sets normal mode via FLPMC register control (sets value)
             PFS.0, $ModeOffLoop; Checks completion of write to specific registers
     ΒТ
                            ; Repeats the same processing when an error occurs
                            ; Restore the CPU clock to its setting before the self
                            ; programming, after normal completion of the specific
                            ; sequence
     MOV
             MK0,#INT_MK0
                            ; Restores interrupt mask flag
     MOV
             MK1,#INT_MK1
```

ΕI

RET

(2) Write to internal verify

- <1> Specification of source data for write
- <2> Specification of byte write command (<1> to <4> in 18.8.8)
- <3> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <4> Execution of byte write command \rightarrow Error check (<5> to <10> in 18.8.8)
- <5> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)
- <6> <2> to <5> is repeated until all data are written.
- <7> The internal verify command is specified (<1> to <5> in 18.8.9)
- <8> Mode is shifted from normal mode to self programming mode (<1> to <7> in 18.8.4)
- <9> Execution of internal verify command \rightarrow Error check (<6> to <11> in 18.8.9)
- <10> Mode is shifted from self programming mode to normal mode (<1> to <6> in 18.8.5)




Figure 18-28. Example of Operation When Interrupt-Disabled Time Should Be Minimized (from Write to Internal Verify)

Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <10> in Figure 18-28 correspond to <1> to <10> in **18.8.11 (2)** (previous page).

An example of a program when the interrupt-disabled time (from write to internal verify) should be minimized in self programming mode is shown below.

·				
, ; START				
;				
	; Sets w	rite command		
FlashW:	rite:			
	MOVW	HL,#DataAdrTop	;	Sets address at which data to be written is located
	MOVW	DE,#WriteAdr	;	Sets address at which data is to be written
FlashW	riteLoop:			
	MOV	FLCMD,#05H	;	Sets flash control command (byte write)
	MOV	A,D		
	MOV	FLAPH,A	;	Sets address at which data is to be written
	MOV	A,E		
	MOV	FLAPL,A	;	Sets address at which data is to be written
	MOV	A,[HL]		
	MOV	FLW,A	;	Sets data to be written
	CALL	!ModeOn	;	Shift to self programming mode
	; Execut	ion of write com	nma	and
	MOV	PFS,#00H	;	Clears flash status register
	MOV	WDTE,#0ACH	;	Clears & restarts WDT
	HALT		;	Self programming is started
	MOV	A,PFS		
	CMP	A,#00H		
	BNZ	\$StatusError	;	Checks write error
			;	$\ensuremath{\operatorname{Performs}}$ abnormal termination processing when an error
			;	occurs.
	CALL	!ModeOff	;	Shift to normal mode
	MOV	MK0,#INT_MKO	;	Restores interrupt mask flag
	MOV	MK1,#INT_MK1		
	EI			
	; Judgme	nt of writing al	1	data
	INCW	HL	;	Address at which data to be written is located + 1
	MOVW	AX,HL		
	CMPW	AX,#DataAdrBtm	;	Performs internal verify processing
	BNC	\$FlashVerify	;	if write of all data is completed
	INCW	DE	;	Address at which data is to be written + 1
	BR	FlashWriteLoop		

```
; Setting internal verify command
FlashVerify:
     MOVW
            HL,#WriteAdr
                       ; Sets verify address
            FLCMD,#02H
     MOV
                       ; Sets flash control command (internal verify 2)
     MOV
            A,H
     MOV
            FLAPH,A
                        ; Sets verify start address
     MOV
            A,L
     MOV
            FLAPL,A
                        ; Sets verify start address
     MOV
            A,D
     MOV
            FLAPHC,A
                        ; Sets verify end address
            A,E
     MOV
            FLAPLC,A
     MOV
                        ; Sets verify end address
     CALL
            !ModeOn
                        ; Shift to self programming mode
     ; Execution of internal verify command
            PFS,#00H
                       ; Clears flash status register
     MOV
     MOV
            WDTE,#0ACH
                        ; Clears & restarts WDT
                        ; Self programming is started
     HALT
     MOV
            A,PFS
            A,#00H
     CMP
     BNZ
            $StatusError
                        ; Checks internal verify error
                        ; Performs abnormal termination processing when an error occurs
     CALL
            !ModeOff
                        ; Shift to normal mode
     BR
            StatusNormal
;-----
;END (abnormal termination processing); Perform processing to shift to
    normal mode in order to return to normal processing
;-----
StatusError:
;END (normal termination processing)
;-----
```

StatusNormal:

```
; Processing to shift to self programming mode
•_____
ModeOn:
     MOV
             MK0,#11111111B ; Masks all interrupts
      MOV
             MK1,#11111111B
             FLCMD,#00H
      MOV
                         ; Clears FLCMD register
      DI
                          ; Configure settings so that the CPU clock \geq 1 MHz
ModeOnLoop:
     MOV
             PFS,#00H
                          ; Clears flash status register
      MOV
             PFCMD, #0A5H
                          ; PFCMD register control
      MOV
             FLPMC, #01H
                          ; FLPMC register control (sets value)
      MOV
             FLPMC, #0FEH
                          ; FLPMC register control (inverts set value)
      MOV
             FLPMC,#01H
                          ; Sets self programming mode via FLPMC register control (sets
                          ; value)
      NOP
      HALT
      ΒТ
             PFS.0,$ModeOnLoop ; Checks completion of write to specific registers
                             ; Repeats the same processing when an error occurs
      RET
; Processing to shift to normal mode
•-----
ModeOffLoop:
     MOV
             FLCMD,#00H
                          ; Clears FLCMD register
             PFS,#00H
                         ; Clears flash status register
      MOV
      MOV
             PFCMD,#0A5H
                          ; PFCMD register control
      MOV
             FLPMC, #00H
                          ; FLPMC register control (sets value)
      MOV
             FLPMC, #0FFH
                          ; FLPMC register control (inverts set value)
      MOV
             FLPMC,#00H
                          ; Sets normal mode via FLPMC register control (sets value)
      RТ
             PFS.0, $ModeOffLoop; Checks completion of write to specific registers
                             ; Repeats the same processing when an error occurs
                             ; Restore the CPU clock to its setting before the self
                             ; programming, after normal completion of the specific
                             ; sequence
             MK0, #INT_MK0
                             ; Restores interrupt mask flag
      MOV
      MOV
             MK1,#INT_MK1
      ΕI
```

RET ;-----;Data to be written ;-----DataAdrTop: DB XXH DB XXH DB XXH DB XXH : : XXH DB DataAdrBtm: ;-----

Remark Internal verify 2 is used in the above program example. Use internal verify 1 to verify a whole block.

19.1 Connecting QB-MINI2 to 78K0S/KA1+

The 78K0S/KA1+ uses RESET, X1, X2, INTP3, VDD, and GND pins to communicate with the host machine via an on-chip debug emulator (QB-MINI2).

Caution The 78K0S/KA1+ has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 19-1. Recommended Circuit Connection

- Caution The constants described in the circuit connection example are reference values. If you perform flash programming aiming at mass production, thoroughly evaluate whether the specifications of the target device are satisfied.
- **Notes 1.** The RESET pin is used to download the monitor program at debugger startup or to implement forced reset. Therefore, a pin that alternately functions as the RESET pin cannot be used. For reset pin connection, refer to **QB-MINI2 User's Manual (U18371E)**.
 - 2. This is the pin connection when the X1 and X2 pins are not used in the target system. When using the X1 and X2 pins, refer to 19.1.2 Connection of X1 and X2 pins.
 - 3. No problem will occur if the dashed line portions are connected.
 - 4. This pin is connected to enhance the accuracy of time measurement between run and break during debugging. Debugging is possible even if this pin is left open, but measurement error occurs in several ms units.

Note 5. The INTP3 pin is used for communication between QB-MINI2 and the target device during debugging. When debugging is performed with QB-MINI2, therefore, the INTP3 pin and its alternate-function pin cannot be used. For INTP3 pin connection, refer to 19.1.1 Connection of INTP3 pin.

Pins for communication depend on whether the monitor program has been written or not. (refer to **Table 19-1**) X1 and X2 pins can be used as I/O port pins or the pins for oscillation, after the monitor program has been written.

 Table 19-1. Pins for communication with QB-MINI2

Before writing the monitor program	After writing the monitor program
X1, X2, RESET, INTP3, VDD, VSS	RESET, INTP3, VDD, VSS

19.1.1 Connection of INTP3 pin

The INTP3 pin is used only for communication between QB-MINI2 and the target device during debugging. Design circuits appropriately according to the relevant case among the cases shown below.

(1) INTP3 pin is not used in target system (as is illustrated in Figure 19-1. Recommended Circuit Connection)

 \rightarrow See Figure 19-2.

- (2) QB-MINI2 is used only for programming, not for debugging \rightarrow See Figure 19-3.
- (3) QB-MINI2 is used for debugging and debugging of the INTP3 pin is performed only with a real machine → See Figure 19-4.

Figure 19-2. Circuit Connection for the Case Where INTP3 Pin Is Not Used in Target System






Figure 19-3. Circuit Connection for the Case Where QB-MINI2 Is Used Only for Programming



Target device
INTP3

Townst doub

Figure 19-4. Circuit Connection for the Case Where QB-MINI2 Is Used for Debugging and Debugging of INTP3 Pin Is Performed Only with Real Machine



Caution If debugging is performed with a real machine running, without using QB-MINI2, write the user program using the QB-Programmer. Programs downloaded by the debugger include the monitor program, and such a program malfunctions if it is not controlled via QB-MINI2.

19.1.2 Connection of X1 and X2 pins

The X1 and X2 pins are used when the debugger is started for the first time (when downloading the monitor program) and when programming is performed with the QB-Programmer.




Figure 19-5. Circuit Connection for the Case Where X1 and X2 Pins Are Used in Target System

When debugger is started for the first time

(downloading the monitor program) or when

programming is performed with QB-Programmer: 1-2 shorted

Other than above:

2-3 shorted

19.2 Securing of user resources

The user must prepare the following to perform communication between QB-MINI2 and the target device and implement each debug function. For details of the setting, refer to **QB-MINI2 User's Manual (U18371E)**.

• Securement of memory space

The shaded portions in Figure 19-6 are the areas reserved for placing the debug monitor program, so user programs cannot be allocated in these spaces.




Figure 19-6. Memory Spaces Where Debug Monitor Programs Are Allocated

· Securement of serial interface for communication

The register settings, concerning the INTP3 pin used for communication between QB-MINI2 and the target device, performed by the debug monitor program must not be changed.

CHAPTER 20 INSTRUCTION SET OVERVIEW

This chapter lists the instruction set of the 78K0S/KA1+. For details of the operation and machine language (instruction code) of each instruction, refer to **78K/0S Series Instructions User's Manual (U11047E)**.

20.1 Operation

20.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Uppercase letters and the symbols #, !, \$, and [] are key words and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$ and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even addresses only)
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions)
addr5	0040H to 007FH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

Table 20-1. Operand Identifiers and Description Methods

Remark For symbols of special function registers, see **Table 3-3 Special Function Registers**.

20.1.2 Description of "Operation" column

A:	A register; 8-bit accumulator
X:	X register
B:	B register
C:	C register
D:	D register
E:	E register
H:	H register
L:	L register
AX:	AX register pair; 16-bit accumulator
BC:	BC register pair
DE:	DE register pair
HL:	HL register pair
PC:	Program counter
SP:	Stack pointer
PSW:	Program status word
CY:	Carry flag
AC:	Auxiliary carry flag
Z:	Zero flag
IE:	Interrupt request enable flag
():	Memory contents indicated by address or register contents in parentheses
×H, ×L:	Higher 8 bits and lower 8 bits of 16-bit register
∧:	Logical product (AND)
\lor :	Logical sum (OR)
∀:	Exclusive logical sum (exclusive OR)
—:	Inverted data
addr16:	16-bit immediate data or label
jdisp8:	Signed 8-bit data (displacement value)

20.1.3 Description of "Flag" column

(Blank):	Unchanged
0:	Cleared to 0
1:	Set to 1
×:	Set/cleared according to the result
R:	Previously saved value is stored

20.2 Operation List

Mnemonic	Operand		Bytes	Clocks	Operation		I	
						Z	AC	CY
MOV	r, #byte		3	6	$r \leftarrow byte$			
	saddr, #byte	3	6	$(saddr) \leftarrow byte$				
	sfr, #byte		3	6	$sfr \leftarrow byte$			
	A, r	Note 1	2	4	$A \leftarrow r$			
	r, A	Note 1	2	4	$r \leftarrow A$			
	A, saddr		2	4	$A \leftarrow (saddr)$			
	saddr, A		2	4	$(saddr) \leftarrow A$			
	A, sfr		2	4	$A \leftarrow sfr$			
	sfr, A		2	4	$sfr \leftarrow A$			
	A, !addr16		3	8	$A \leftarrow (addr16)$			
	!addr16, A		3	8	$(addr16) \leftarrow A$			
	PSW, #byte		3	6	$PSW \leftarrow byte$	×	×	×
	A, PSW		2	4	$A \leftarrow PSW$			
	PSW, A		2	4	$PSW \gets A$	×	×	×
	A, [DE]		1	6	$A \leftarrow (DE)$			
	[DE], A		1	6	$(DE) \gets A$			
	A, [HL]		1	6	$A \leftarrow (HL)$			
	[HL], A		1	6	$(HL) \leftarrow A$			
	A, [HL + byte]		2	6	$A \leftarrow (HL + byte)$			
	[HL + byte], A		2	6	$(HL + byte) \leftarrow A$			
XCH	Α, Χ		1	4	$A \leftrightarrow X$			
	A, r	Note 2	2	6	$A \leftrightarrow r$			
	A, saddr		2	6	$A \leftrightarrow (saddr)$			
	A, sfr		2	6	$A \leftrightarrow sfr$			
	A, [DE]		1	8	$A \leftrightarrow (DE)$			
	A, [HL]		1	8	$A \leftrightarrow (HL)$			
	A, [HL, byte]		2	8	$A \leftrightarrow (HL + byte)$			

Notes 1. Except r = A.

2. Except r = A, X.

Remark One instruction clock cycle is one CPU clock cycle (fcPu) selected by the processor clock control register (PCC).

Mnemonic	Operand		Bytes	Clocks	Operation		Flag	3
							AC	CY
MOVW	rp, #word		3	6	$rp \leftarrow word$			
	AX, saddrp							
	saddrp, AX							
	AX, rp	Note	1	4	AX ← rp			
	rp, AX	Note	1	4	$rp \leftarrow AX$			
XCHW	AX, rp	Note	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte		2	4	A, CY \leftarrow A + byte	×	×	×
	saddr, #byte		3	6	(saddr), CY \leftarrow (saddr) + byte	×	×	×
	A, r		2	4	$A,CY\leftarrowA+r$	×	×	×
	A, saddr		2	4	A, CY \leftarrow A + (saddr)	×	×	×
	A, !addr16		3	8	A, CY \leftarrow A + (addr16)	×	×	×
	A, [HL]	1 6 A, CY ← A + (HL)		A, CY \leftarrow A + (HL)	×	×	×	
	A, [HL + byte]		2	6	A, CY \leftarrow A + (HL + byte)	×	×	×
ADDC	A, #byte		2	4	A, CY \leftarrow A + byte + CY	×	×	×
	saddr, #byte		3	6	(saddr), CY \leftarrow (saddr) + byte + CY	×	×	×
	A, r		2	4	$A,CY \gets A + r + CY$	×	×	×
	A, saddr		2	4	A, CY \leftarrow A + (saddr) + CY	×	×	×
	A, !addr16		3	8	A, CY \leftarrow A + (addr16) + CY	×	×	×
	A, [HL]		1	6	$A,CY \gets A + (HL) + CY$	×	×	×
	A, [HL + byte]		2	6	A, CY \leftarrow A + (HL + byte) + CY	×	×	×
SUB	A, #byte		2	4	A, CY \leftarrow A – byte	×	×	×
	saddr, #byte		3	6	(saddr), CY \leftarrow (saddr) – byte	×	×	×
	A, r		2	4	A, CY \leftarrow A – r	×	×	×
	A, saddr	2	4	A, CY \leftarrow A – (saddr)	×	×	×	
	A, !addr16	3	8	A, CY \leftarrow A – (addr16)	×	×	×	
	A, [HL]		1	6	$A, CY \gets A - (HL)$	×	×	×
	A, [HL + byte]		2	6	A, CY \leftarrow A – (HL + byte)	×	×	×

Note Only when rp = BC, DE, or HL.

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					z	AC	CY
SUBC	A, #byte	2	4	A, CY \leftarrow A – byte – CY	×	×	×
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) – byte – CY	×	×	×
	A, r	2	4	$A,CY \leftarrow A-r-CY$	×	×	×
	A, saddr	2	4	$A,CY \leftarrow A - (saddr) - CY$	×	×	×
	A, !addr16	3	8	A, CY \leftarrow A – (addr16) – CY	×	×	×
	A, [HL]	1	6	$A,CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \gets A - (HL + byte) - CY$	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \land byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \land byte$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \land (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \land (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \land (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \land (HL + byte)$	×		
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×		
	A, r	2	4	$A \leftarrow A \lor r$	×		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
XOR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×		
	A, r	2	4	$A \leftarrow A \forall r$	×		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \nleftrightarrow (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		

Mnemonic	Operand	Bytes	Clocks	Operation		Flag	3
					Z	AC	CY
CMP	A, #byte	2	4	A – byte	×	Х	×
	saddr, #byte	3	6	(saddr) – byte	×	×	×
	A, r	2	4	A – r	×	×	×
	A, saddr	2	4	A – (saddr)	×	×	×
	A, !addr16	3	8	A – (addr16)	×	×	×
	A, [HL]	1	6	A – (HL)	×	×	×
	A, [HL + byte]	2	6	A – (HL + byte)	×	×	×
ADDW	AX, #word	3	6	AX, CY \leftarrow AX + word	×	×	х
SUBW	AX, #word	3	6	AX, CY \leftarrow AX – word	×	×	×
CMPW	AX, #word	3	6	AX – word	×	×	×
INC	r	2	4	r ← r + 1	×	×	
	saddr	2	4	$(saddr) \leftarrow (saddr) + 1$	×	×	
DEC	r	2	4	r ← r − 1	×	×	
	saddr	2	4	$(saddr) \leftarrow (saddr) - 1$	×	×	
INCW	rp	1	4	$rp \leftarrow rp + 1$			
DECW	rp	1	4	$rp \leftarrow rp - 1$			
ROR	A, 1	1	2	$(CY, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
SET1	saddr.bit	3	6	(saddr.bit) ← 1			
	sfr.bit	3	6	sfr.bit ← 1			
	A.bit	2	4	A.bit ← 1			
	PSW.bit	3	6	PSW.bit ← 1	×	×	×
	[HL].bit	2	10	(HL).bit \leftarrow 1			
CLR1	saddr.bit	3	6	$(saddr.bit) \leftarrow 0$			
	sfr.bit	3	6	sfr.bit $\leftarrow 0$			
	A.bit	2	4	A.bit $\leftarrow 0$			
	PSW.bit	3	6	PSW.bit ← 0	×	×	×
	[HL].bit	2	10	(HL).bit $\leftarrow 0$			
SET1	СҮ	1	2	CY ← 1			1
CLR1	СҮ	1	2	$CY \leftarrow 0$			0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
CALL	!addr16	addr16 3		$(SP - 1) \leftarrow (PC + 3)_{H}, (SP - 2) \leftarrow (PC + 3)_{L},$ $PC \leftarrow addr16, SP \leftarrow SP - 2$			
CALLT	$ \begin{array}{c c} T & [addr5] & 1 & 8 & (SP-1) \leftarrow (PC+1)_{H}, (SP-2) \leftarrow (PC+1)_{L}, \\ PC_{H} \leftarrow (00000000, addr5+1), \\ PC_{L} \leftarrow (00000000, addr5), SP \leftarrow SP-2 \end{array} $						
RET		1	6	$PC_{H} \leftarrow (SP+1), PC_{L} \leftarrow (SP), SP \leftarrow SP+2$			
RETI		1	8	$\begin{array}{l} PCH \leftarrow (SP+1), PCL \leftarrow (SP), PSW \leftarrow (SP+2), \\ SP \leftarrow SP+3 \end{array}$	R	R	R
PUSH	PSW	1	2	$(SP-1) \gets PSW, SP \gets SP-1$			
	rp	1	4	$(SP-1) \leftarrow rp_{H}, (SP-2) \leftarrow rp_{L}, SP \leftarrow SP-2$			
POP	PSW	1	4	$PSW \gets (SP), SP \gets SP + 1$	R	R	R
	rp	1	6	$rp_{H} \leftarrow (SP + 1), rp_{L} \leftarrow (SP), SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	$SP \leftarrow AX$			
	AX, SP	2	6	$AX \leftarrow SP$			
BR	!addr16	3	6	$PC \leftarrow addr16$			
	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8$			
	AX	1	6	$PC_{H} \leftarrow A, PC_{L} \leftarrow X$			
BC	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
BNC	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
BZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 1$			
BNZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 0$			
ВТ	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 1			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1			
BF	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 0			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 0			
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if $B \neq 0$			
	C, \$addr16	2	6	$C \leftarrow C - 1$, then PC \leftarrow PC + 2 + jdisp8 if C $\neq 0$			
	saddr, \$addr16	3	8	(saddr) ← (saddr) – 1, then PC ← PC + 3 + jdisp8 if (saddr) \neq 0			
NOP	1 2 No Operation						
EI		3	6	$IE \leftarrow 1$ (Enable Interrupt)			
DI		3	6	$IE \leftarrow 0$ (Disable Interrupt)			
HALT	T 1 2 Set HALT Mode						
STOP 1		1	2	Set STOP Mode			

20.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

2nd Operand	#byte	А	r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte]	\$addr16	1	None
1st Operand													
Α	ADD		MOV ^{Note}	MOV	MOV	MOV	MOV	MOV	MOV	MOV		ROR	
	ADDC		XCH ^{Note}	ХСН	ХСН			хсн	ХСН	ХСН		ROL	
	SUB		ADD		ADD	ADD			ADD	ADD		RORC	
	SUBC		ADDC		ADDC	ADDC			ADDC	ADDC		ROLC	
	AND		SUB		SUB	SUB			SUB	SUB			
	OR		SUBC		SUBC	SUBC			SUBC	SUBC			
	XOR		AND		AND	AND			AND	AND			
	CMP		OR		OR	OR			OR	OR			
			XOR		XOR	XOR			XOR	XOR			
			CMP		CMP	CMP			CMP	CMP			
r	MOV	MOV											INC
													DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV	MOV									DBNZ		INC
	ADD												DEC
	ADDC												
	SUB												
	SUBC												
	AND												
	OR												
	XOR												
	CMP												
!addr16		MOV											
PSW	MOV	MOV											PUSH
													POP
[DE]		MOV											
[HL]		MOV											
[HL + byte]		MOV											

Note Except r = A.

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand	#word	AX	rp ^{Note}	saddrp	SP	None
1st Operand						
АХ	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}				INCW DECW PUSH POP
saddrp		MOVW				
sp		MOVW				

Note Only when rp = BC, DE, or HL.

(3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

2nd Operand	\$addr16	None
1st Operand		
A.bit	BT BF	SET1 CLR1
sfr.bit	BT BF	SET1 CLR1
saddr.bit	BT BF	SET1 CLR1
PSW.bit	BT BF	SET1 CLR1
[HL].bit		SET1 CLR1
CY		SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, DBNZ

2nd Operand 1st Operand	AX	!addr16	[addr5]	\$addr16
Basic instructions	BR	CALL BR	CALLT	BR BC BNC BZ BNZ
Compound instructions				DBNZ

(5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		–0.3 to +6.5	V
	Vss		–0.3 to +0.3	V
	AVREF		-0.3 to Vdd + 0.3^{Note}	V
Input voltage	VI1	P30, P31, P34, P40 to P45, P121 to P123	-0.3 to V _{DD} + 0.3^{Note}	V
	V ₁₂	P20 to P23	-0.3 to AV _{REF} + 0.3^{Note} and -0.3 to V _{DD} + 0.3^{Note}	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3^{Note}	V
Analog input voltage	Van		-0.3 to AV _{REF} + 0.3^{Note} and -0.3 to V _{DD} + 0.3^{Note}	V
Output current, high	Іон	Per pin	-10.0	mA
		Total of pins other than P20 to P23	-44.0	mA
		Total of P20 to P23	-44.0	mA
Output current, low	lo∟	Per pin	20.0	mA
		Total of all pins	44.0	mA
Operating ambient	TA	In normal operation mode	-40 to +85	°C
temperature		During flash memory programming		
Storage temperature	Tstg	Flash memory blank status	-65 to +150	°C
		Flash memory programming already performed	-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C)

Note Must be 6.5 V or lower

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	$\begin{array}{c c} V_{SS} & X1 & X2 \\ \hline \\ C1 - C2 - \\ \hline \\$	Oscillation frequency (fx) ^{Note 2}		2.0		10.0	MHz
Crystal resonator	$\begin{array}{c c} V_{SS} & X1 & X2 \\ \hline \\ \hline \\ C1 - C2 - \\ \hline \\$	Oscillation frequency (fx) ^{Note 2}		2.0		10.0	MHz
External	X1	X1 input	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		10.0	MHz
clock		frequency (fx) ^{Note 2}	$2.0 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	2.0		5.0	
	×	X1 input high-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.045		0.25	μs
	$\overset{\frown}{\vdash}$	/low-level width (txн, tx∟)	$2.0 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.09		0.25	

X1 Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V)

- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.1 V ±0.1 V.
 - 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Caution When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Resonator	Parameter	Conc	litions	MIN.	TYP.	MAX.	Unit
High-speed internal	Oscillation frequency (fx = 8	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$T_A = -10 \text{ to } +80^{\circ}\text{C}$			±3	%
oscillator	MHz ^{Note 2}) deviation		$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$			±5	%
	Oscillation frequency (fx) ^{Note 2}	$2.0~V \leq V_{\text{DD}} < 2.7~V$		5.5			MHz

High-Speed Internal Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V)

- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.1 V ±0.1 V.
 - 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Low-Speed Internal Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.0 to 5.5 V^{Note}, Vss = 0 V)

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fRL)		120	240	480	kHz
oscillator						

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.1 V ±0.1 V.

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.0 to 5.5 V^{Note}, V_{SS} = 0 V) (1/2)

Parameter	Symbol		Condit	ons	MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	Pins other than	Per pin	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$			-5	mA
		P20 to P23	Total	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-25	mA
				$2.0~V \leq V_{\text{DD}} < 4.0~V$			-15	mA
	Іон2	P20 to P23	Per pin	$2.0~V \leq AV_{\text{REF}} \leq 5.5~V$			-5	mA
			Total	$2.0~V \leq AV_{\text{REF}} \leq 5.5~V$			-15	mA
Output current, low	lo∟	Per pin		$2.0~V \leq V_{\text{DD}} \leq 5.5~V$			10	mA
		Total of all pins		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			30	mA
				$2.0~V \leq V_{\text{DD}} < 4.0~V$			15	mA
Input voltage, high	VIH1	P30, P31, P34,	P40 to P4	5, P123	0.8VDD		VDD	V
	VIH2	P20 to P23			0.7AVREF		AVREF	V
	VIH3	P121, P122			0.8VDD		VDD	V
Input voltage, low	VIL1	P30, P31, P34, P40 to P4		5, P123	0		0.2VDD	V
	VIL2	P20 to P23			0		0.3AVREF	V
	VIL3	P121, P122			0		0.2VDD	V
Output voltage, high	Vон1	Total of pins other than P20 to P23 $I_{OH1} = -15 \text{ mA}$		4.0 V ≤ V _{DD} ≤ 5.5 V Іон1 = −5 mA	V _{DD} - 1.0			V
		Іон1 = -100 <i>µ</i> А		$2.0~V \leq V_{\text{DD}} < 4.0~V$	V _{DD} -0.5			V
	V _{OH2}	Total of pins P20 Іон2 = -10 mA) to P23	4.0 V ≤ AV _{REF} ≤ 5.5 V Іон2 = −5 mA	AV _{REF} -1.0			V
		2.0 V ≤ AV _{REF} < Іон2 = −100 <i>µ</i> А	4.0 V		AV _{REF} -0.5			V
Output voltage, low	Vol	Total of pins Io∟ = 30 mA		$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ $I_{\text{OL}} = 10 \text{ mA}$			1.3	V
		$2.0 \text{ V} \le \text{V}_{\text{DD}} \le 4.0 \text{ V}$ Iol = 400 μ A					0.4	V
Input leakage current, high	Ілн	,		Pins other than X1			1	μA
Input leakage current, low	Ілі	V1 = 0 V		Pins other than X1			-1	μA
Output leakage current, high	Ісон	Vo = VDD		Pins other than X2			1	μA
Output leakage current, low	Ilol	Vo = 0 V		Pins other than X2			-1	μA
Pull-up resistance	Rpu	Vi = 0 V			10	30	100	kΩ
Pull-down resistance	RPD	P121, P122, res	et status		10	30	100	kΩ

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.1 V ±0.1 V.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Conditions	;	MIN.	TYP.	MAX.	Unit
Supply	DD1 Note 3	Crystal/ceramic	fx = 10 MHz	When A/D converter is stopped		6.1	12.2	mA
current ^{Note 2}		oscillation, external	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating ^{Note 8}		7.6	15.2	
		clock input oscillation operating	fx = 6 MHz	When A/D converter is stopped		5.5	11.0	mA
		mode ^{Note 6}	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating ^{Note 8}			14.0	
			fx = 5 MHz	When A/D converter is stopped		3.0	6.0	mA
			$V_{\text{DD}}=3.0~V\pm10\%^{\text{Note 5}}$	When A/D converter is operating ^{Note 8}		4.5	9.0	
	IDD2	Crystal/ceramic	fx = 10 MHz	When peripheral functions are stopped		1.7	3.8	mA
		oscillation, external	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			6.7	
		clock input HALT mode ^{Note 6}	fx = 6 MHz	When peripheral functions are stopped		1.3	3.0	mA
			$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			6.0	
			fx = 5 MHz	When peripheral functions are stopped		0.48	1	mA
			$V_{\text{DD}}=3.0~V\pm10\%^{\text{Note 5}}$	When peripheral functions are operating			2.1	
		High-speed internal	fx = 8 MHz	When A/D converter is stopped		5.0	10.0	mA
		oscillation operating mode ^{Note 7}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{Note 4}$	When A/D converter is operating ^{Note 8}		6.5	13.0	
	IDD4	High-speed internal	fx = 8 MHz	When peripheral functions are stopped		1.4	3.2	mA
		oscillation HALT mode ^{Note 7}	$V_{\text{DD}} = 5.0~V \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			5.9	
	Idd5	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	When low-speed internal oscillation is stopped		3.5	20.0	μA
				When low-speed internal oscillation is operating		17.5	32.0	
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	When low-speed internal oscillation is stopped		3.5	15.5	μA
				When low-speed internal oscillation is operating		11.0	26.0	

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V) (2/2)

- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.1 V ±0.1 V.
 - 2. Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
 - 3. These currents include peripheral operation currents.
 - 4. When the processor clock control register (PCC) is set to 00H.
 - 5. When the processor clock control register (PCC) is set to 02H.
 - 6. When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using the option byte.
 - 7. When the high-speed internal oscillation clock is selected as the system clock source using the option byte.
 - 8. The current that flows through the AV_{REF} pin is included.

AC Characteristics

(1)	Basic operation	(T _A = -40 to +85°	C, V _{DD} = 2.0 to 5.5 V [№]	^{ote 1} , Vss = 0 V)
-----	------------------------	-------------------------------	--	-------------------------------

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Cycle time (minimum	Тсч	Crystal/ceramic oscillation	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.2		16	μs
instruction execution time)		clock, external clock input	$3.0~V \leq V_{\text{DD}} < 4.0~V$	0.33		16	μs
			$2.7~V \leq V_{\text{DD}} < 3.0~V$	0.4		16	μs
			$2.0~V \leq V_{\text{DD}} < 2.7~V$	1		16	μs
		High-speed internal	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.23		4.22	μs
		oscillation clock	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.47		4.22	μs
			$2.0~V \leq V_{\text{DD}} < 2.7~V$	0.95		4.22	μs
TI000 input high-level width, low-level width	tтн, tт⊾	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		2/f _{sam} + 0.1 ^{Note 2}			μs
		$2.0 \text{ V} \leq V_{\text{DD}} < 4.0 \text{ V}$		2/f _{sam+} 0.2 ^{Note 2}			μs
Interrupt input high-level	tintн,			1			μs
width, low-level width	tint∟						
RESET input low-level width	trsl			2			μs


- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.1 V ±0.1 V.
 - Selection of fsam = fxp, fxp/4, or fxp/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fxp.

Parameter	Conditions	CPU Clock (fCPU)	Peripheral Clock (fxp)
Ceramic resonator,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	125 kHz \leq fCPU \leq 10 MHz	500 kHz \leq fxp \leq 10 MHz
crystal resonator,	$3.0~V \leq V_{\text{DD}} < 4.0~V$	125 kHz \leq fCPU \leq 6 MHz	
external clock	$2.7~V \leq V_{\text{DD}} < 3.0~V$	125 kHz \leq fCPU \leq 5 MHz	
	$2.0~V \leq V_{\text{DD}} < 2.7~V^{\text{Note}}$	125 kHz \leq fcpu \leq 2 MHz	500 kHz \leq fxp \leq 5 MHz
High-speed internal	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	500 kHz (TYP.) \leq fCPU \leq 8 MHz (TYP.)	2 MHz (TYP.) \leq fxp \leq 8 MHz (TYP.)
oscillator	$2.7~V \leq V_{\text{DD}} < 4.0~V$	500 kHz (TYP.) \leq fCPU \leq 4 MHz (TYP.)	
	$2.0~V \leq V_{\text{DD}} < 2.7~V^{\text{Note}}$	500 kHz (TYP.) \leq fcPU \leq 2 MHz (TYP.)	2 MHz (TYP.) \leq fxp \leq 4 MHz (TYP.)


CPU Clock Frequency	, Peripheral	Clock Frequency
----------------------------	--------------	------------------------

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-on-clear (POC) circuit is 2.1 V ±0.1 V.





TCY vs. VDD (High-Speed Internal Oscillation Clock)




(2) Serial interface (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.0 to 5.5 V^{Note}, V_{SS} = 0 V)

UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.1 V ±0.1 V.

AC Timing Test Points (Excluding X1 Input)



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Notes 2, 3}	AINL	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	tCONV	$4.5 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$	3.0		100	μs
		$4.0 \text{ V} \le \text{AV}_{\text{REF}} < 4.5 \text{ V}$	4.8		100	μs
		$2.85 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$	6.0		100	μs
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 2.85 \text{ V}$	14.0		100	μs
Zero-scale error ^{Notes 2, 3}	Ezs	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Full-scale error ^{Notes 2, 3}	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Integral non-linearity errorNote 2	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±4.5	LSB
Differential non-linearity error ^{Note 2}	DLE	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$			±1.5	LSB
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN		Vss ^{Note 1}		AVREF	V

A/D Converter Characteristics (T_A = -40 to +85°C, 2.7 V \leq AV_{REF} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V^{Note 1})

Notes 1. In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

- 2. Excludes quantization error (±1/2 LSB).
- **3.** This value is indicated as a ratio (%FSR) to the full-scale value.

Caution The conversion accuracy may be degraded when the analog input pin is used as an alternate I/O port or if a port is changed during A/D conversion.


POC Circuit Characteristics ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		2.0	2.1	2.2	V
Power supply boot time	tртн	VDD: 0 V \rightarrow 2.1 V	1.5			μs
Response delay time 1 ^{Note 1}	tртнd	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2Note 2	t PD	When power supply falls			1.0	ms
Minimum pulse width	tew		0.2			ms

Notes 1. Time required from voltage detection to internal reset release.

2. Time required from voltage detection to internal reset signal generation.

POC Circuit Timing



LVI Circuit Characteristics (T_A = -40 to +85°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.5	V
	VLVI1		3.9	4.1	4.3	V
	VLVI2		3.7	3.9	4.1	V
	V LVI3		3.5	3.7	3.9	V
	VLVI4		3.3	3.5	3.7	V
	VLVI5		3.15	3.3	3.45	V
	VLVI6		2.95	3.1	3.25	V
	VLVI7		2.7	2.85	3.0	V
	VLVI8		2.5	2.6	2.7	V
	V _{LVI9}		2.25	2.35	2.45	V
Response time ^{Note 1}	tld			0.2	2.0	ms
Minimum pulse width	t∟w		0.2			ms
Operation stabilization wait time ^{Note 2}	t lwait			0.1	0.2	ms

Notes 1. Time required from voltage detection to interrupt output or internal reset signal generation.

2. Time required from setting LVION to 1 to operation stabilization.

Remarks 1. $V_{LV10} > V_{LV11} > V_{LV12} > V_{LV13} > V_{LV15} > V_{LV16} > V_{LV17} > V_{LV18} > V_{LV19}$ **2.** $V_{POC} < V_{LVIm}$ (m = 0 to 9)





Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	V
Release signal set time	tsrel		0			μs

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Supply current	IDD	V _{DD} = 5.5 V				7.0	mA
Erasure count ^{Note 1} (per 1 block)	Nerase	T _A = -40 to +85°C		1000			Times
Chip erase time	TCERASE	$T_A = -10 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.8	S
		Nerase ≤ 100	$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.0	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			1.2	S
		$T_A = -10 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			4.8	S
		Nerase ≤ 1000	$3.5~V \leq V_{\text{DD}} < 4.5~V$			5.2	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			6.1	S
		$T_A = -40$ to +85°C,	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			1.6	S
		Nerase ≤ 100	$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.8	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			2.0	S
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			9.1	S
		Nerase ≤ 1000	$3.5~V \leq V_{\text{DD}} < 4.5~V$			10.1	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			12.3	S
Block erase time	TBERASE	$T_A = -10$ to +85°C,	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.4	S
		Nerase ≤ 100	$3.5~V \leq V_{\text{DD}} < 4.5~V$			0.5	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			0.6	S
		T _A = −10 to +85°C, Nerase ≤ 1000	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			2.6	S
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			2.8	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			3.3	S
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.9	S
		Nerase ≤ 100	$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.0	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			1.1	S
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			4.9	s
		Nerase ≤ 1000	$3.5~V \leq V_{\text{DD}} < 4.5~V$			5.4	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			6.6	s
Byte write time	TWRITE	$T_A = -40$ to +85°C, Neras	e ≤ 1000			150	μs
Internal verify	TVERIFY	Per 1 block				6.8	ms
		Per 1 byte				27	μs
Blank check	Твікснк	Per 1 block				480	μs
Retention years		$T_A = 85^{\circ}C^{Note 2}$, $N_{ERASE} \le 1$	000	10			Years

Flash Memory Programming Characteristics (TA = -40 to +85°C, 2.7 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** Depending on the erasure count (NERASE), the erase time varies. Refer to the chip erase time and block erase time parameters.
 - 2. When the average temperature when operating and not operating is 85°C.

Remark When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.

CHAPTER 22 ELECTRICAL SPECIFICATIONS ((A2) grade product)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		–0.3 to +6.5	V
	Vss		-0.3 to +0.3	V
	AVREF		-0.3 to VDD + $0.3^{Note 1}$	V
Input voltage	VII	P30, P31, P34, P40 to P45, P121 to P123	-0.3 to VDD + 0.3 ^{Note 1}	v
	Vı2	P20 to P23	-0.3 to AV _{REF} + $0.3^{Note 1}$ and -0.3 to V _{DD} + $0.3^{Note 1}$	V
Output voltage	Vo		-0.3 to VDD + 0.3 ^{Note 1}	V
Analog input voltage	Van		-0.3 to AV _{REF} + 0.3 ^{Note 1} and -0.3 to V _{DD} + 0.3 ^{Note 1}	V
Output current, high	Іон	Per pin	-7.0	mA
		Total of pins other than P20 to P23	-30.0	mA
		Total of P20 to P23	-30.0	mA
Output current, low	lo∟	Per pin	14.0	mA
		Total of all pins	30.0	mA
Total loss	PT ^{Note 2}	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$	120	mW
		T _A = +85 to +125°C	110	mW
Operating ambient	TA	In normal operation mode	-40 to +125	°C
temperature		During flash memory programming	-40 to +105	°C
Storage temperature	Tstg	Flash memory blank status	–65 to +150	°C
		Flash memory programming already performed	-40 to +125	°C


Absolute Maximum Ratings (T_A = 25°C)

Note 1. Must be 6.5 V or lower

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

(Note 2 is listed on the next page.)

Note 2. This varies depending on the allowable total loss (see the figure below).



Use the following formula to perform design such that the sum of the power consumption of the device is less than or equal to the total loss P_T (use at 80% or less of the rated value is recommended).

• Total power consumption = $VDD \times \{IDD - \SigmaIOH\} + \Sigma\{(VDD - VOH) \times IOH\} + \Sigma(VOH \times IOL)$

When guaranteeing the internal pull-up resistor, use the following formula to calculate its power consumption, and add the result to the result above.

• Power consumption of internal pull-up resistor = $\Sigma(V_{DD}/R_{PU} \times V_{DD})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (fx) ^{Note 2}		2.0		8.0	MHz
Crystal resonator		Oscillation frequency (fx) ^{Note 2}		2.0		8.0	MHz
External	X1	X1 input	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		8.0	MHz
clock		frequency (fx) ^{Note 2}	$2.0~V \leq V_{\text{DD}} < 2.7~V$	2.0		5.0	
	×	X1 input high- /low-level width	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.057		0.25	μs
	Δ	/low-level widtn (tхн, tх∟)	$2.0 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.09		0.25	

X1 Oscillator Characteristics (T_A = -40 to $+125^{\circ}$ C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V)

- **Notes 1.** Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.26 V (MAX.).
 - 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Caution When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

High-Speed Internal Oscillator Characteristics (TA = -40 to +125°C, VDD = 2.0 to 5.5 V^{Note 1}, Vss = 0 V)

Resonator	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
High-speed internal	Oscillation frequency (fx = 8	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$T_{A} = -10 \text{ to } +80^{\circ}\text{C}$			±3	%
oscillator	MHz ^{Note 2}) deviation		$T_A = -40 \text{ to } +125^{\circ}\text{C}$			±5	%
	Oscillation frequency (fx) ^{Note 2}	$2.0~V \leq V_{\text{DD}} < 2.7~V$		5.5			MHz

- **Notes 1.** Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPoc) of the power-onclear (POC) circuit is 2.26 V (MAX.).
 - 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Low-Speed Internal Oscillator Characteristics (T_A = -40 to +125°C, V_{DD} = 2.0 to 5.5 V^{Note}, V_{SS} = 0 V)

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Low-speed internal oscillator	Oscillation frequency (frL)		120	240	495	kHz

Note Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPOC) of the power-on-clear (POC) circuit is 2.26 V (MAX.).

DC Characteristics (T_A = -40 to $+125^{\circ}$ C, V_{DD} = 2.0 to 5.5 V^{Note}, V_{SS} = 0 V) (1/2)

Parameter	Symbol		Condit	ions	MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	Pins other than	Per pin	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.5	mA
		P20 to P23	Total	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-17.5	mA
				$2.0~V \leq V_{\text{DD}} < 4.0~V$			-10.5	mA
	Іон2	P20 to P23	Per pin	$2.0~V \leq AV_{\text{REF}} \leq 5.5~V$			-3.5	mA
			Total	$2.0~V \leq AV_{\text{REF}} \leq 5.5~V$			-10.5	mA
Output current, low	lol	Per pin		$2.0~V \leq V_{\text{DD}} \leq 5.5~V$			7.0	mA
		Total of all pins		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			21.0	mA
				$2.0~V \leq V_{\text{DD}} < 4.0~V$			10.5	mA
Input voltage, high	VIH1	P30, P31, P34, P40 to P45, P123			0.8Vdd		VDD	V
	V _{IH2}	P20 to P23			0.7AVREF		AVREF	V
	Vінз	P121, P122			0.8Vdd		VDD	V
Input voltage, low	VIL1	P30, P31, P34,	P40 to P4	5, P123	0		0.2VDD	V
	VIL2	P20 to P23			0		0.3AVREF	v
	VIL3	P121, P122			0		0.2VDD	V
Output voltage, high	Vон1	Total of pins other than P20 to P23 Iон1 = -10.5 mA		$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Ioh1 = -3.5 mA	V _{DD} - 1.0			V
		Іон1 = -100 <i>µ</i> А		$2.0~V \leq V_{\text{DD}} < 4.0~V$	V _{DD} - 0.5			V
	V _{OH2}	Total of pins P20 to P23 IOH2 = -7 mA		4.0 V ≤ AV _{REF} ≤ 5.5 V Іон2 = −3.5 mA	AVREF-1.0			V
		$2.0 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$ IOH2 = -100 μ A			AV _{REF} -0.5			V
Output voltage, low	Vol	Total of pins Io∟ = 21 mA		$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ $\text{IoL} = 7 \text{ mA}$			1.3	V
		$2.0 \text{ V} \le \text{V}_{\text{DD}} \le 4.0$ IOL = 400 μ A) V				0.4	V
Input leakage current, high	Ішн	VI = VDD		Pins other than X1			10	μA
Input leakage current, low	Ilil	Vi = 0 V		Pins other than X1			-10	μA
Output leakage current, high	Ігон	Vo = Vdd		Pins other than X2			10	μA
Output leakage current, low	Ilol	Vo = 0 V		Pins other than X2			-10	μA
Pull-up resistance	Rpu	Vi = 0 V			10	30	120	kΩ
Pull-down resistance	Rpd	P121, P122, res	et state		10	30	120	kΩ

Note Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.26 (MAX.).

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD1 Note 3	Crystal/ceramic	fx = 8 MHz	When A/D converter is stopped		5.8	12.8	mA
current ^{Note 2}		oscillation, external	$V_{\text{DD}} = 5.0~V \pm 10\%^{\text{Note 4}}$	When A/D converter is operating ^{Note 8}		7.3	15.8	
		clock input oscillation operating	fx = 6 MHz	When A/D converter is stopped		5.5	12.2	mA
		mode ^{Note 6}	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating ^{Note 8}			15.2	
			fx = 5 MHz	When A/D converter is stopped		3.0	6.6	mA
			$V_{\text{DD}}=3.0~V\pm10\%^{\text{Note 5}}$	When A/D converter is operating ^{Note 8}		4.5	9.6	
	IDD2	Crystal/ceramic	fx = 8 MHz	When peripheral functions are stopped		1.5	4.6	mA
		oscillation, external	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			7.6	
		clock input HALT mode ^{Note 6}	fx = 6 MHz	When peripheral functions are stopped		1.3	4.2	mA
		mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{Note 4}$	When peripheral functions are operating			7.2	
		fx = 5 MHz	When peripheral functions are stopped		0.48	1.6	mA	
			$V_{\text{DD}}=3.0~V\pm10\%^{\text{Note 5}}$	When peripheral functions are operating			2.7	
		High-speed internal oscillation operating mode ^{Note 7}		When A/D converter is stopped		5.0	12.2	mA
			$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating ^{Note 8}		6.5	15.2	
	IDD4	High-speed internal	fx = 8 MHz	When peripheral functions are stopped		1.4	4.4	mA
		oscillation HALT mode ^{Note 7}	$V_{\text{DD}} = 5.0 \ V \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			7.1	
	Idd5	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	When low-speed internal oscillation is stopped		3.5	1200	μA
				When low-speed internal oscillation is operating		17.5	1300	
		$V_{DD} = 3.0 \text{ V} \pm 10\%$	When low-speed internal oscillation is stopped		3.5	600	μA	
				When low-speed internal oscillation is operating		11.0	700	

DC Characteristics (T_A = -40 to +125°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V) (2/2)

- **Notes 1.** Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPoc) of the power-onclear (POC) circuit is 2.26 V (MAX.).
 - **2.** Total current flowing through the internal power supply (V_{DD}). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
 - **3.** IDD1 includes peripheral operation current.
 - 4. When the processor clock control register (PCC) is set to 00H.
 - 5. When the processor clock control register (PCC) is set to 02H.
 - 6. When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using the option byte.
 - 7. When the high-speed internal oscillation clock is selected as the system clock source using the option byte.
 - 8. The current that flows through the AV_{REF} pin is included.

AC Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)	Тсү	Crystal/ceramic oscillation clock, external clock input	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.25		16	μs
			$3.0~V \leq V_{\text{DD}} < 4.0~V$	0.33		16	μs
			$2.7~V \leq V_{\text{DD}} < 3.0~V$	0.4		16	μs
			$2.0~V \leq V_{\text{DD}} < 2.7~V$	1		16	μs
		High-speed internal oscillation clock	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.23		4.22	μs
			$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.47		4.22	μs
			$2.0~V \leq V_{\text{DD}} < 2.7~V$	0.95		4.22	μs
TI000 input high-level width, low-level width	tт⊪, tт∟	$4.0 V \le V_{DD} \le 5.5 V$ $2.0 V \le V_{DD} < 4.0 V$		2/f _{sam+} 0.1 ^{Note 2}			μs
				2/f _{sam+} 0.2 ^{Note 2}			μs
Interrupt input high-level width, low-level width	tınth, tınt∟			1			μs
RESET input low-level width	trsl			2			μs

(1) Basic operation (T_A = -40 to +125°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V)


- **Notes 1.** Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPOC) of the power-onclear (POC) circuit is 2.26 V (MAX.).
 - 2. Selection of fsam = fxp, fxp/4, or fxp/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fxp.

CPU Clock Frequency	, Peripheral	Clock Frequency
----------------------------	--------------	------------------------


Parameter	Conditions	CPU Clock (fCPU)	Peripheral Clock (fxp)	
Ceramic resonator, crystal resonator, external clock	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	125 kHz ≤ fcpu ≤ 8 MHz	500 kHz ≤ fxp ≤ 8 MHz	
	$3.0~V \leq V_{\text{DD}} < 4.0~V$	125 kHz \leq fCPU \leq 6 MHz		
	$2.7~V \leq V_{\text{DD}} < 3.0~V$	125 kHz \leq fCPU \leq 5 MHz		
	$2.0~V \leq V_{\text{DD}} < 2.7~V^{\text{Note}}$	125 kHz ≤ fcpu ≤ 2 MHz	500 kHz \leq fxp \leq 5 MHz	
High-speed internal	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	500 kHz (TYP.) \leq fCPU \leq 8 MHz (TYP.)		
oscillator	$2.7~V \leq V_{\text{DD}} < 4.0~V$	500 kHz (TYP.) \leq fCPU \leq 4 MHz (TYP.)		
	$2.0~V \leq V_{\text{DD}} < 2.7~V^{\text{Note}}$	500 kHz (TYP.) \leq fCPU \leq 2 MHz (TYP.)	2 MHz (TYP.) \leq fxp \leq 4 MHz (TYP.)	

Note Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.26 V (MAX.).









(2) Serial interface (T_A = -40 to +125°C, V_{DD} = 2.0 to 5.5 V^{Note}, V_{SS} = 0 V)


ParameterSymbolConditionsMIN.TYP.MAX.UnitTransfer rate312.5kbps

UART mode (UART6, dedicated baud rate generator output)


Note Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPoc) of the power-on-clear (POC) circuit is 2.26 V (MAX.).

AC Timing Test Points (Excluding X1 Input)


X1 input




TI000 Timing



Interrupt Input Timing



RESET Input Timing



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Notes 2, 3}	AINL	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$		±0.2	±0.7	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$		±0.3	±0.9	%FSR
Conversion time	t CONV	$4.5 \text{ V} \leq AV_{\text{REF}} \leq 5.5 \text{ V}$	3.0		30	μs
		$4.0 \text{ V} \leq \text{AV}_{\text{REF}} < 4.5 \text{ V}$	4.8		30	μs
		$2.85 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$	6.0		30	μs
		$2.7~V \leq AV_{\text{REF}} < 2.85~V$	14.0		30	μs
Zero-scale error ^{Notes 2, 3}	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.7	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.9	%FSR
Full-scale error ^{Notes 2, 3}	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.7	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.9	%FSR
Integral non-linearity errorNote 2	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±5.5	LSB
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±7.5	LSB
Differential non-linearity error ^{Note 2}	DLE	$4.0 \text{ V} \leq AV_{\text{REF}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±3.0	LSB
Analog input voltage	VAIN		Vss ^{Note 1}		AVREF	V

A/D Converter Characteristics (T_A = -40 to +125°C, 2.7 V \leq AV_{REF} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V^{Note 1})

- Notes 1. In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).
 - **2.** Excludes quantization error ($\pm 1/2$ LSB).
 - 3. This value is indicated as a ratio (%FSR) to the full-scale value.
- Caution The conversion accuracy may be degraded when the analog input pin is used as an alternate I/O port or if a port is changed during A/D conversion.


POC Circuit Characteristics ($T_A = -40$ to +125°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		2.0	2.1	2.26	V
Power supply boot time	tртн	VDD: 0 V \rightarrow 2.1 V	1.5			μs
Response delay time 1 ^{Note 1}	tртнр	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2Note 2	t PD	When power supply falls			1.0	ms
Minimum pulse width	tew		0.2			ms

Notes 1. Time required from voltage detection to internal reset release.

2. Time required from voltage detection to internal reset signal generation.

POC Circuit Timing



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.65	V
	VLVI1		3.9	4.1	4.45	V
	VLVI2		3.7	3.9	4.25	V
	VLVI3		3.5	3.7	4.05	V
	VLVI4		3.3	3.5	3.85	V
	VLVI5		3.15	3.3	3.60	V
	VLVI6		2.95	3.1	3.40	V
	VLVI7		2.7	2.85	3.15	V
	VLVI8		2.5	2.6	2.85	V
	VLVI9		2.25	2.35	2.60	V
Response time ^{Note 1}	tld			0.2	2.0	ms
Minimum pulse width	t∟w		0.2			ms
Operation stabilization wait time ^{Note 2}	t lwait			0.1	0.2	ms


Notes 1. Time required from voltage detection to interrupt output or internal reset signal generation.

2. Time required from setting LVION to 1 to operation stabilization.

Remarks 1. $V_{LV10} > V_{LV11} > V_{LV12} > V_{LV13} > V_{LV14} > V_{LV15} > V_{LV16} > V_{LV17} > V_{LV18} > V_{LV19}$

2. $V_{POC} < V_{LVIm}$ (m = 0 to 9)

LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +125°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	V
Release signal set time	t SREL		0			μs

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Supply current	loo	$V_{DD} = 5.5 V$				7.0	mA
Erasure count ^{Note 1} (per 1 block)	Nerase	$T_A = -40 \text{ to } +105^{\circ}\text{C}$		1000			Times
Chip erase time	TCERASE	$T_{\text{A}} = -10 \text{ to } +105^{\circ}\text{C},$ $N_{\text{ERASE}} \leq 100$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.8	s
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.0	S
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			1.2	s
		$T_A = -10$ to $+105^{\circ}C$,	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			4.8	s
		$N_{\text{ERASE}} \leq 1000$	$3.5~V \leq V_{\text{DD}} < 4.5~V$			5.2	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			6.1	s
		$T_A = -40 \text{ to } +105^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			1.6	s
		Nerase ≤ 100	$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.8	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			2.0	S
		$T_{A} = -40 \text{ to } +105^{\circ}\text{C},$ $N_{\text{ERASE}} \leq 1000$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			9.1	S
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			10.1	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			12.3	s
Block erase time	TBERASE	$T_{A} = -10 \text{ to } +105^{\circ}\text{C},$ $N_{\text{ERASE}} \leq 100$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.4	s
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			0.5	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			0.6	s
		$T_A = -10 \text{ to } +105^{\circ}\text{C},$ Nerase ≤ 1000	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			2.6	s
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			2.8	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			3.3	s
		$T_{A} = -40 \text{ to } +105^{\circ}\text{C},$ Nerase ≤ 100	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0.9	s
			$3.5~V \leq V_{\text{DD}} < 4.5~V$			1.0	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			1.1	s
		$T_A = -40 \text{ to } +105^{\circ}\text{C},$	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			4.9	s
		$N_{\text{ERASE}} \leq 1000$	$3.5~V \leq V_{\text{DD}} < 4.5~V$			5.4	s
			$2.7~V \leq V_{\text{DD}} < 3.5~V$			6.6	s
Byte write time	TWRITE	T _A = -40 to +105°C, N _{ERA}	se ≤ 1000			150	μs
Internal verify	TVERIFY	Per 1 block				6.8	ms
		Per 1 byte				27	μs
Blank check	Твікснк	Per 1 block				480	μs
Total loss	PT ^{Note 3}	$T_A = -40 \text{ to } +105^{\circ}\text{C}$				120	mW
Retention years		$T_A = 85^{\circ}C^{Note 2}$, $N_{ERASE} \le 10^{\circ}$	000	10			Years

Notes 1. Depending on the erasure count (NERASE), the erase time varies. Refer to the chip erase time and block erase time parameters.

2. When the average temperature when operating and not operating is 85°C.

(Note 3 is listed on the next page.)

Remark When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.

Note 3. When guaranteeing the flash self programming, use the following formula to perform design such that the sum of the power consumption of the device is less than or equal to the total loss P⊤ (use at 80% or less of the rated value is recommended).

• Total power consumption = $VDD \times {IDD - \Sigma IOH} + \Sigma {(VDD - VOH) \times IOH} + \Sigma {(VOH \times IOL)}$


When guaranteeing the internal pull-up resistor, use the following formula to calculate its power consumption, and add the result to the result above.

• Power consumption of internal pull-up resistor = $\Sigma(V_{DD}/R_{PU} \times V_{DD})$

Remark During flash memory programming, IDD = 7.0 mA (MAX.).


<R> • µ PD78F9221MC-5A4-A, 78F9222MC-5A4-A, 78F9224MC-5A4-A, 78F9221MC(A)-5A4-A, 78F9222MC(A)-5A4-A, 78F9221MC(A2)-5A4-A, 78F9222MC(A2)-5A4-A

20-PIN PLASTIC SSOP (7.62 mm (300))



Р

Т



ΝΟΤΕ

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
А	6.65±0.15
В	0.475 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
М	0.13
Ν	0.10
Ρ	3° ^{+5°} 3°
Т	0.25
U	0.6±0.15
	S20MC-65-5A4-2

– J


Κ


• μPD78F9221MC(A)-CAA-AX, 78F9222MC(A)-CAA-AX, 78F9221MC(A2)-CAA-AX, 78F9222MC(A2)-CAA-AX

20-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end





-	 — H ——	-
		ل
– K		

ITEM DIMENSIONS Α 6.50±0.10 0.325 в С 0.65 (T.P.) $0.22\substack{+0.10\\-0.05}$ D Е 0.10 ± 0.05 F 1.30 ± 0.10 G 1.20 н 8.10±0.20 $6.10{\pm}0.10$ Т $1.00 {\pm} 0.20$ J $0.15\substack{+0.05 \\ -0.01}$ κ L 0.50 0.13 М Ν 0.10 3°+5° -3° Р 0.25(T.P) Т U 0.60±0.15 ٧ 0.25 MAX. 0.15 MAX. W P20MC-65-CAA


(UNIT:mm)


NOTE


Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

• μ PD78F9221CS-CAC-A, 78F9222CS-CAC-A

20-PIN PLASTIC SDIP (7.62mm (300))







(UNIT:mm)

ITEM	DIMENSIONS
D	17.57 MAX.
Е	6.60
Α	3.70 MAX.
A1	$0.65 {\pm} 0.10$
A2	2.80
е	1.778
e1	7.62
b	$0.52 {\pm} 0.10$
b1	1.02 ± 0.10
b2	0.77±0.10
С	$0.27 {\pm} 0.07$
L	2.86±0.20
х	0.25
θ	0° to 5°
Z	0.609
	P20CS-70-CAC

CHAPTER 24 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions. For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Cautions 1. Products with –A or –AX at the end of the part number are lead-free products.

2. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

Table 24-1. Surface Mounting Type Soldering Conditions (1/2)

• 20-pin plastic SSOP (lead-free products)

<R>

μPD78F9221MC-5A4-A, 78F9222MC-5A4-A, 78F9224MC-5A4-A, 78F9221MC(A)-5A4-A, 78F9222MC(A)-5A4-A, μPD78F9221MC(A2)-5A4-A, 78F9222MC(A2)-5A4-A

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	-
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Notes After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 24-1. Surface Mounting Type Soldering Conditions (2/2)

• 20-pin plastic SSOP (lead-free products)

μ PD78F9221MC(A)-CAA-AX, 78F9222MC(A)-CAA-AX, 78F9221MC(A2)-CAA-AX, 78F9222MC(A2)-CAA-AX

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days ^{№te} (after that, prebake at 125°C for 10 to 72 hours)	IR60-107-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	WS60-107-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Notes After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

• 20-pin plastic SDIP (lead-free products)

μPD78F9221CS-CAC-A, 78F9222CS-CAC-A

Soldering Method	Soldering Conditions
Wave soldering (only for pins)	Solder bath temperature: 260°C, Time: 10 seconds max.
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per one pin)


Caution Only the pins of the THD are heated when performing wave soldering. Make sure that flow solder does not come in contact with the package.

APPENDIX A DEVELOPMENT TOOLS


The following development tools are available for development of systems using the 78K0S/KA1+. Figure A-1 shows the development tool configuration.


Figure A-1. Development Tool Configuration (1/2)

(1) When using the in-circuit emulator QB-78K0SKX1



- **Notes 1.** Download the device file for 78K0S/Kx1+ microcontrollers (DF789234) and the integrated debugger ID78K0S-QB from the download site for development tools (http://www.necel.com/micro/en/ods/).
 - SM+ for 78K0S (instruction simulation version) is included in the software package. SM+ for 78K0S/Kx1+ (instruction + peripheral simulation version) is not included.
 - The project manager PM+ is included in the assembler package.
 PM+ cannot be used other than with Windows[™].
 - 4. QB-78K0SKX1 is supplied with the integrated debugger ID78K0S-QB, a USB interface cable, the onchip debug emulator with programming function QB-MINI2, a connection cable, and a target cable. Any other products are sold separately.





(2) When using the on-chip debug emulator with programming function QB-MINI2

- **Notes 1.** Download the device file for 78K0S/Kx1+ microcontrollers (DF789234) and the integrated debugger ID78K0S-QB from the download site for development tools (http://www.necel.com/micro/en/ods/).
 - **2.** SM+ for 78K0S (instruction simulation version) is included in the software package. SM+ for 78K0S/Kx1+ (instruction + peripheral simulation version) is not included.
 - **3.** The project manager PM+ is included in the assembler package. PM+ cannot be used other than with Windows.
 - 4. QB-MINI2 is supplied with USB interface cable and connection cable. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/en/ods/).

A.1 Software Package

SP78K0S	Development tools (software) common to the 78K0S microcontrollers are combined in this package.
78K0S microcontroller	
software package	

A.2 Language Processing Software

RA78K0S ^{Note 1} Assembler package	This assembler converts programs written in mnemonics into object codes executable with a microcontroller.
Assembler package	This assembler is also provided with functions capable of automatically creating symbol tables and branch instruction optimization.
	This assembler should be used in combination with a device file (DF789234).
	<precaution environment="" in="" pc="" ra78k0s="" using="" when=""></precaution>
	This assembler package is a DOS-based application. It can also be used in Windows, however, by
	using the Project Manager (PM+) on Windows. PM+ is included in assembler package.
CC78K0S ^{Note 1}	This compiler converts programs written in C language into object codes executable with a
C compiler package	microcontroller.
	This compiler should be used in combination with an assembler package and device file.
	<precaution cc78k0s="" environment="" in="" pc="" using="" when=""></precaution>
	This C compiler package is a DOS-based application. It can also be used in Windows, however, by
	using the Project Manager (PM+) on Windows. PM+ is included in assembler package.
DF789234 ^{Note 2}	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (RA78K0S, CC78K0S, ID78K0S-QB, and
	the system simulator).
	The corresponding OS and host machine differ depending on the tool to be used.

- **Notes 1.** If the versions of RA78K0S and CC78K0S are Ver.2.00 or later, different versions of RA78K0S and CC78K0S can be installed on the same machine.
 - The DF789234 can be used in common with the RA78K0S, CC78K0S, ID78K0S-QB, and the system simulator. Download the DF789234 from the download site for development tools (http://www.necel.com/micro/en/ods/).

A.3 Flash Memory Writing Tools

A.3.1 When using flash memory programmer PG-FP5 and FL-PR5

FL-PR5, PG-FP5 Flash memory programmer	This is a flash memory programmer dedicated to microcontrollers incorporating a flash memory.
FA-78F9222MC-5A4-RX Flash memory writing adapter	This is a flash memory writing adapter which is used in connection with the flash memory programmer.

Remarks 1. FL-PR5 and FA-78F9222MC-5A4-RX are products of Naito Densei Machida Mfg. Co., Ltd (http://www.ndk-m.co.jp/, TEL: +81-42-750-4172).

2. Use the latest version of the flash memory programming adapter.

A.3.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2 On-chip debug emulator with programming function	This is a flash memory programmer dedicated to microcontrollers with on-chip flash memory. It is available also as on-chip debug emulator which serves to debug hardware and software when developing application systems using the 78K0S/Kx1+ microcontrollers. When using this as flash memory programmer, it should be used in combination with a connection cable and a USB interface cable that is used to connect the host machine.
Target connector specifications	16-pin general-purpose connector (2.54 mm pitch)

Remark Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/en/ods/).

A.4 Debugging Tools (Hardware)

A.4.1 When using in-circuit emulator QB-78K0SKX1

QB-78K0SKX1 In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0S/Kx1+ microcontrollers. It supports the integrated debugger (ID78K0S-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-50-EP-01T ^{Note} Emulation probe	This is a flexible type emulation probe and is used to connect the in-circuit emulator and target system.
QB-20MC-EA-01T ^{№te} Exchange adapter	This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.
QB-20MC -NQ-01T ^{Note} Target connector	This target connector is used to mount on the target system.
Specifications of pin header on target system	0.635 mm \times 0.635 mm (height: 6 mm)

(Note and Remarks are listed on the next page or later.)

Note The part numbers of the exchange adapter and target connector and the packages of the target device are described below.

Package	Exchange Adapter	Target Connector
20-pin plastic SSOP (MC-5A4 and MC-CAA types)	QB-20MC-EA-01T	QB-20MC-NQ-01T
20-pin plastic SDIP (CS-CAC type)	None	None

Remarks 1. For the SDIP package, use the target cable.

- The QB-78K0SKX1 is supplied with the integrated debugger ID78K0S-QB, a USB interface cable, the on-chip debug emulator QB-MINI2, and a connection cable.
 Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/en/ods/) when using the QB-MINI2.
- 3. The packed contents of QB-78K0SKX1 differ depending on the part number, as follows.

Packed Contents	In-Circuit Emulator	Emulation Probe	Exchange Adapter	Target Connector
Part Number				
QB-78K0SKX1-ZZZ	QB-78K0SKX1	None		
QB-78K0SKX1-T20MC		QB-50-EP-01T	QB-20MC-EA-01T	QB-20MC-NQ-01T

A.4.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2 On-chip debug emulator with programming function	This on-chip debug emulator serves to debug hardware and software when developing application systems using the 78K0/Kx1+ microcontrollers. It is available also as flash memory programmer dedicated to microcontrollers with on-chip flash memory. When using this as on-chip debug emulator, it should be used in combination with a connection cable and a USB interface cable that is used to connect the host machine.
Target connector specifications	16-pin general-purpose connector (2.54 mm pitch)

Remark Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/en/ods/).

ID78K0S-QB ^{Note} (supporting QB-78K0SKX1, QB-MINI2) Integrated debugger	This debugger supports the in-circuit emulators for the 78K0S/Kx1+ microcontrollers. The ID78K0S-QB is Windows-based software. Provided with the debug function supporting C language, source programming, disassemble display, and memory display are possible. It should be used in combination with the device file (DF789234).
SM+ for 78K0S SM+ for 78K0S/Kx1+ ^{Note} System simulator	 System simulator is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of system simulator allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. System simulator should be used in combination with the device file (DF789234). The following two types of system simulators supporting the 78K0S/Kx1+ microcontrollers are available. SM+ for 78K0S (instruction simulation version) This can only simulate a CPU. It is included in the software package. SM+ for 78K0S/Kx1+ (instruction + peripheral simulation version) This can simulate a CPU and peripheral hardware (ports, timers, serial interfaces, etc.).

A.5 Debugging Tools (Software)


Note Download the ID78K0S-QB from the download site for development tools (http://www.necel.com/micro/en/ods/).


APPENDIX B NOTES ON DESIGNING TARGET SYSTEM

This chapter shows areas on the target system where component mounting is prohibited and areas where there are component mounting height restrictions when the QB-78K0SKX1 is used.

For the package drawings of the target connector, exchange adapter, and emulation probe, see the following website.

http://www.necel.com/micro/en/development/asia/iecube/outline_QB.html






: Exchange adapter tip area \rightarrow Components up to 11.0 mm high can be mounted.

: Exchange adapter mounted-component area \rightarrow Components up to 2.0 mm high can be mounted.


: Target connector area






Note EP: Emulation probe EA: Exchange adapter

TC: Target connector





Viewing direction IECUBE Target cable Pin header

APPENDIX C REGISTER INDEX

C.1 Register Index (Register Name)

8-bit A/D conversion result register (ADCRH) ... 170
8-bit compare register 80 (CR80) ... 130
8-bit timer counter 80 (TM80) ... 130
8-bit timer H compare register 01 (CMP01) ... 137
8-bit timer H compare register 11 (CMP11) ... 137
8-bit timer H mode register 1 (TMHMD1) ... 138
8-bit timer mode control register 80 (TMC80) ... 131
10-bit A/D conversion result register (ADCR) ... 169
16-bit timer capture/compare register 010 (CR000) ... 89
16-bit timer counter 00 (TM00) ... 89
16-bit timer mode control register 00 (TMC00) ... 92
16-bit timer mode control register 00 (TOC00) ... 95

[A]

A/D converter mode register (ADM) ... 167
Analog input channel specification register (ADS) ... 169
Asynchronous serial interface control register 6 (ASICL6) ... 195
Asynchronous serial interface operation mode register 6 (ASIM6) ... 189
Asynchronous serial interface reception error status register 6 (ASIS6) ... 191
Asynchronous serial interface transmission status register 6 (ASIF6) ... 192

[B]

Baud rate generator control register 6 (BRGC6) ... 194

[C]

Capture/compare control register 00 (CRC00) ... 94 Clock selection register 6 (CKSR6) ... 193

[E]

External interrupt mode register 0 (INTM0) ... 226 External interrupt mode register 1 (INTM1) ... 227

[F]

Flash address pointer H (FLAPH) ... 286 Flash address pointer L (FLAPL) ... 286 Flash address pointer H compare register (FLAPHC) ... 287 Flash address pointer L compare register (FLAPLC) ... 287 Flash status register (PFS) ... 284 Flash programming command register (FLCMD) ... 285 Flash programming mode control register (FLPMC) ... 282 Flash protect command register (PFCMD) ... 283 Flash write buffer register (FLW) ... 288

[I]

Input switch control register (ISC) ... 197 Interrupt mask flag register 0 (MK0) ... 225 Interrupt mask flag register 1 (MK1) ... 225 Interrupt request flag register 0 (IF0) ... 224 Interrupt request flag register 1 (IF1) ... 224

[L]

Low voltage detect register (LVIM) ... 256 Low voltage detection level select register (LVIS) ... 257 Low-speed internal oscillation mode register (LSRCM) ... 75

[O]

Oscillation stabilization time select register (OSTS) ... 76, 235

[P]

Port mode control register 2 (PMC2) ... 67, 170 Port mode register 2 (PM2) ... 65, 170 Port mode register 3 (PM3) ... 65, 97 Port mode register 4 (PM4) ... 65, 140, 197 Port mode register 12 (PM12) ... 65 Port register 2 (P2) ... 66 Port register 3 (P3) ... 66 Port register 4 (P4) ... 66 Port register 12 (P12) ... 66 Port register 13 (P13) ... 66 Preprocessor clock control register (PPCC) ... 74 Prescaler mode register 00 (PRM00) ... 96 Processor clock control register (PCC) ... 74 Pull-up resistor option register 2 (PU2) ... 69 Pull-up resistor option register 3 (PU3) ... 69 Pull-up resistor option register 4 (PU4) ... 69 Pull-up resistor option register 12 (PU12) ... 69

[R]

Receive buffer register 6 (RXB6) ... 188 Reset control flag register (RESF) ... 250

[T]

Transmit buffer register 6 (TXB6) ... 188

[W]

Watchdog timer enable register (WDTE) ... 154 Watchdog timer mode register (WDTM) ... 153

C.2 Register Index (Symbol)

[A] ADCR: ADCRH: ADM: ADS: ASICL6: ASIF6: ASIF6: ASIM6: ASIS6:	 10-bit A/D conversion result register 169 8-bit A/D conversion result register 170 A/D converter mode register 167 Analog input channel specification register 169 Asynchronous serial interface control register 6 195 Asynchronous serial interface transmission status register 6 192 Asynchronous serial interface operation mode register 6 189 Asynchronous serial interface reception error status register 6 191
[B] BRGC6:	Baud rate generator control register 6 194
[C] CKSR6: CMP01: CMP11: CR000: CR010: CR010: CR80: CRC00:	Clock selection register 6 193 8-bit timer H compare register 01 137 8-bit timer H compare register 11 137 16-bit timer capture/compare register 000 89 16-bit timer capture/compare register 010 91 8-bit compare register 80 130 Capture/compare control register 00 94
[F] FLAPH: FLAPHC: FLAPLC: FLAPLC: FLCMD: FLPMC: FLW:	Flash address pointer H 286 Flash address pointer H compare register 287 Flash address pointer L 286 Flash address pointer L compare register 287 Flash programming command register 285 Flash programming mode control register 282 Flash write buffer register 288
[I] IF0: IF1: INTM0: INTM1: ISC:	Interrupt request flag register 0 224 Interrupt request flag register 1 224 External interrupt mode register 0 226 External interrupt mode register 1 227 Input switch control register 197
[L] LSRCM: LVIM: LVIS:	Low-speed internal oscillation mode register 75 Low voltage detect register 256 Low voltage detection level select register 257
[M] MK0: MK1:	Interrupt mask flag register 0 225 Interrupt mask flag register 1 225
384	User's Manual U16898EJ6V0UD

 [O]

 OSTS:
 Oscillation stabilization time select register ... 76, 235

[P]

r. 1	
P2:	Port register 2 66
P3:	Port register 3 66
P4:	Port register 4 66
P12:	Port register 12 66
P13:	Port register 13 66
PCC:	Processor clock control register 74
PFCMD:	Flash protect command register 283
PFS:	Flash status register 284
PM2:	Port mode register 2 65, 170
PM3:	Port mode register 3 65, 97
PM4:	Port mode register 4 65, 140, 197
PM12:	Port mode register 12 65
PMC2:	Port mode control register 2 67, 170
PPCC:	Preprocessor clock control register 74
PRM00:	Prescaler mode register 00 96
PU2:	Pull-up resistor option register 2 69
PU3:	Pull-up resistor option register 3 69
PU4:	Pull-up resistor option register 4 69
PU12:	Pull-up resistor option register 12 69

[R]

RESF:	Reset control flag register 250
RXB6:	Receive buffer register 6 188

[T]

TM00:	16-bit timer counter 00 89
TM80:	8-bit timer counter 80 130
TMC00:	16-bit timer mode control register 00 92
TMC80:	8-bit timer mode control register 80 131
TMHMD1:	8-bit timer H mode register 1 138
TOC00:	16-bit timer output control register 00 95
TXB6:	Transmit buffer register 6 188

[W]

WDTE:	Watchdog timer enable register 154
WDTM:	Watchdog timer mode register 153

APPENDIX D LIST OF CAUTIONS

This appendix lists cautions described in this document.

"Classification (hard/soft)" in table is as follows.

Hard: Cautions for microcontroller internal/external hardware

Soft: Cautions for software such as register settings or programs

					(1	/19)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 2	Hard	Pin functions	P121/X1, P122/X2	The P121/X1 and P122/X2 pins are pulled down during reset.	pp. 21, 22, 24,	
Chapter 3	Hard	Memory space	Vector table address	No interrupt sources correspond to the vector table address 0014H.	p. 30	
Cha	Soft		SP: stack pointer	Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack memory.	p. 35	
			SP: Stack pointer	Stack pointers can be set only to the high-speed RAM area, and only the lower 10 bits can be actually set.	p. 35	
				Thus, if the stack pointer is specified to 0FF00H, it is converted to 0FB00H in the high-speed RAM area, since 0FF00H is in the SFR area and not in the high-speed RAM area.		
				When the value is actually pushed onto the stack, 1 is subtracted from 0FB00H to become 0FAFFH, but since that value is not in the high-speed RAM area, it is converted to 0FEFFH, which is the same value as when 0FF00H is set to the stack pointer.		
Chapter 4	Hard	Port functions	P121/X1, P122/X2	The P121/X1 and P122/X2 pins are pulled down during reset.	p. 54	
Cha			P34	Because the P34 pin functions alternately as the RESET pin, if it is used as an input port pin, the function to input an external reset signal to the RESET pin cannot be used. The function of the port is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE. Also, since the option byte is referenced after the reset release, if low level is input to the RESET pin before the referencing, then the reset state is not released. When it is used as an input port pin, connect the pull-up resistor.	p. 58	
			P31, P31, P43	Because P30, P31, and P43 are also used as external interrupt pins, the corresponding interrupt request flag is set if each of these pins is set to the output mode and its output level is changed. To use the port pin in the output mode, therefore, set the corresponding interrupt mask flag to 1 in advance.	p. 65	
			PMC2: Port mode control register 2	When PMC20 to PMC23 are set to 1, the P20/ANI0 to P23/ANI3 pins cannot be used as port pins. Be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.	p. 68	
			-	Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. Therefore, the contents of the output latch of a pin in the input mode, even if it is not subject to manipulation by the instruction, are undefined in a port with a mixture of inputs and outputs.	p. 70	

					(2	/19)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 5	Soft	Main clock	OSTS: Oscillation stabilization time select	To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS	p. 76	
			register	The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset input or interrupt generation.	p. 76	
				The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.	p. 76	
	Hard	Crystal/ ceramic oscillator	_	When using the crystal/ceramic oscillator, wire as follows in the area enclosed by the broken lines in Figure 5-6 to avoid an adverse effect from wiring capacitance.	p. 77	
				 Keep the wiring length as short as possible. Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. Always make the ground point of the oscillator capacitor the same potential 		
				as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.Do not fetch signals from the oscillator.		
Chapter 6	Hard	16-bit timer/ event counter 00	TM00: 16-bit timer counter	Even if TM00 is read, the value is not captured by CR010.	pp. 89, 121	
Cha			00	When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.	pp. 89, 121	
	Soft		CR000: 16-bit timer capture/ compare	Set CR000 to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter.	pp. 90, 121	
			register 000	In the free-running mode and in the clear & start mode using the valid edge of the TI000 pin, if CR000 is set to 0000H, an interrupt request (INTTM000) is generated when CR000 changes from 0000H to 0001H following overflow (FFFFH).	pp. 90, 121	
				If the new value of CR000 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR000 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR000 is changed.	pp. 90, 121	
				The value of CR000 after 16-bit timer/event counter 00 has stopped is not guaranteed.	pp. 90, 122	
	Hard			The capture operation may not be performed for CR000 set in compare mode even if a capture trigger is input.	pp. 90, 124	
				When using P31 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.	pp. 90, 126	
				If the register read period and the input of the capture trigger conflict when CR000 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the count stop of the timer and the input of the capture trigger conflict, the capture trigger is undefined.	рр. 90, 124	

		1			(3/	/19)	
Chapter	Classification	Function	Details of Function	Cautions	Page)	
Chapter 6	Soft	16-bit timer/ event counter 00	CR000: 16-bit timer capture/ compare register 000	Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 90		
			CR010: 16-bit timer capture/ compare register 010	In the free-running mode and in the clear & start mode using the valid edge of the TI000 pin, if CR010 is set to 0000H, an interrupt request (INTTM010) is generated when CR010 changes from 0000H to 0001H following overflow (FFFFH).	pp. 91, 121		
				If the new value of CR010 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR010 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR010 is changed.	pp. 91, 121		
				The value of CR010 after 16-bit timer/event counter 00 has stopped is not guaranteed.	pp. 91, 122		
	Hard			The capture operation may not be performed for CR010 set in compare mode even if a capture trigger is input.	pp. 91, 124		
					If the register read period and the input of the capture trigger conflict when CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the timer count stop and the input of the capture trigger conflict, the capture data is undefined.	pp. 91, 124	
	Soft		TMO		Changing the CR010 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 91	
				TMC00: 16-bit timer mode control register	16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.	pp. 92, 121	
			00	The timer operation must be stopped before writing to bits other than the OVF00 flag.	pp. 93, 122		
	Hard			If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the TI000/TI010 pins.	pp. 93, 121		
	Soft			Except when the valid edge of the TI000 pin is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.	pp. 93, 126		
				Set the valid edge of the TI000 pin with bits 4 and 5 of prescaler mode register 00 (PRM00) after stopping the timer operation.	pp. 93, 122		
			start mode at the valid edge of the when the set value of CR000 is F FFFFH to 0000H, the OVF00 flag Even if the OVF00 flag is cleared TM00 becomes 0001H) after the	If the clear & start mode entered on a match between TM00 and CR000, clear & start mode at the valid edge of the TI000 pin, or free-running mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.	pp. 93, 123		
				Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is re-set newly and clear is disabled.	pp. 93, 123		
				The capture operation is performed at the fall of the count clock. An interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.	pp. 93, 124		
			CRC00: Capture/ compare control register 00	The timer operation must be stopped before setting CRC00.	pp. 94, 122		

					(4	/19)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 6	Soft	16-bit timer/ event counter	CRC00: Capture/ compare	When the clear & start mode entered on a match between TM00 and CR000 is selected by 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.	pp. 94, 121	
Ū	Hard	00	control register 00	To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00) (refer to Figure 6-17).	pp. 94, 124	
	Soft		TOC00: 16-bit timer output	The timer operation must be stopped before setting other than OSPT00.	pp. 95, 122	
			control register 00	If LVS00 and LVR00 are read, 0 is read.	pp. 95, 122	
				OSPT00 is automatically cleared after data is set, so 0 is read.	pp. 95, 122	
				Do not set OSPT00 to 1 other than in one-shot pulse output mode.	pp. 95, 122	
	Hard			A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.	pp. 95, 122	
	Soft			When TOE00 is 0, set TOE00, LVS00, and LVR00 at the same time with the 8- bit memory manipulation instruction. When TOE00 is 1, LVS00 and LVR00 can be set with the 1-bit memory manipulation instruction.	p. 95	
			PRM00: Prescaler mode	Always set data to PRM00 after stopping the timer operation.	pp. 97, 122	
		_	register 00	If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the TI000 pin.	pp. 97, 124	
	Hard			In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.	pp. 97, 126	
				<1> Immediately after a system reset, if a high level is input to the TI0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled		
				→If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.		
				<2> If the TM00 operation is stopped while the TI0n0 pin is high level, TM00 operation is then enabled after a low level is input to the TI0n0 pin		
				→If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.		
				<3> If the TM00 operation is stopped while the TI0n0 pin is low level, TM00 operation is then enabled after a high level is input to the TI0n0 pin		
				→If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.		
				The sampling clock used to eliminate noise differs when a TI000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fxP, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating noise with a short pulse width	pp. 97, 126	
				eliminating noise with a short pulse width. When using P31 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.	pp. 97, 126	

	c	F or all an	Data ile a f	Qualitate	(5/19					
Chapter	Classification	Function	Details of Function	Cautions	Page					
Chapter 6	Soft	16-bit timer/ event counter	Interval timer	Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 98 🗆					
0		00	External event counter	When reading the external event counter count value, TM00 should be read.	pp. 102, □ 126					
			Pulse width measurement	To use two capture registers, set the TI000 and TI010 pins.	pp. 103, 🗌 124					
				The measurable pulse width in this operation example is up to 1 cycle of the timer counter.	pp. 104, □ 106, 107, 109					
			Square-wave output	Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 111 🗆					
			PPG output	Changing the CRC0n0 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 113 🗌					
				Values in the following range should be set in CR000 and CR010. 0000H < CR010 < CR000 \leq FFFFH	pp. 114, □ 126					
				The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).	pp. 114, □ 126					
			One-shot pulse output: software trigger	Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	pp. 116, □ 122					
	Hard			When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the TI000 pin or its alternate-function port pin. Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.	pp. 116, 122					
	Soft									Do not set the CR000 and CR010 registers to 0000H.
				16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.	pp. 118, □ 121					
	Hard	One-shot pulse Do output: external out	Do not input the external trigger again while the one-shot pulse is output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	pp. 118, □ 123						
	Soft			Do not set the CR000 and CR010 registers to 0000H.	pp. 119, □ 123					
				16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC002 and TMC003 bits.	pp. 120, □ 121					
	Hard		Timer start errors	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.	p. 121 🗌					
	Soft		One-shot pulse output	One-shot pulse output normally operates only in the free-running mode or in the clear & start mode at the valid edge of the TI000 pin. Because an overflow does not occur in the clear & start mode on a match between TM00 and CR000, one-shot pulse output is not possible.	p. 122 🗆					

Chapter	Classification	Function	Details of Function	Cautions	F	age ²	/ <u>19)</u> ə	
Chapter 6	Soft C	16-bit timer/ event counter	Capture operation	When the CRC001 bit value is 1, capture is not performed in the CR000 register if both the rising and falling edges have been selected as the valid edges of the TI000 pin.	p. 1	124		
C		00		When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the TI010 pin is detected, but the input from the TI010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.	p. 1	124		
			Changing compare register during timer operation	With the 16-bit timer capture/compare register 0n0 (CR0n0) used as a compare register, when changing CR0n0 around the timing of a match between 16-bit timer counter 00 (TM00) and 16-bit timer capture/compare register 0n0 (CR0n0) during timer counting, the change timing may conflict with the timing of the match, so the operation is not guaranteed in such cases. To change CR0n0 during timer counting, INTTM000 interrupt servicing performs the following operation.	p. 1	125		
				If CR010 is changed during timer counting without performing processing <1> above, the value in CR010 may be rewritten twice or more, causing an inversion of the output level of the TO00 pin at each rewrite.	p. 1	125		
			External event counter	The timing of the count start is after two valid edge detections.	p. 1	26		
			External clock limitation	<1> When using an input pulse of the TI000 pin as a count clock (external trigger), be sure to input the pulse width which satisfies the AC characteristics. For the AC characteristics, refer to CHAPTER 21 and CHAPTER 22 ELECTRICAL SPECIFICATIONS. <2> When an external waveform is input to 16-bit timer/event counter 00, it is sampled by the noise limiter circuit and thus an error occurs on the timing to become valid inside the device.	p. 1	127		
Chapter 7	Soft	8-bit timer 80	CR80: compare register 80	When changing the value of CR80, be sure to stop the timer operation. If the value of CR80 is changed with the timer operation enabled, a match interrupt request signal is generated immediately and the timer may be cleared.	p. 1	130		
O			TMC80: 8-bit	Be sure to set TMC80 after stopping the timer operation.	p. 1	31		
			timer mode control register 80	Be sure to clear bits 0 and 6 to 0.	p. 1	131		
			Interval timer	When changing the value of CR80, be sure to stop the timer operation. If the value of CR80 is changed with the timer operation enabled, a match interrupt request signal may be generated immediately.	p. 1	132		
					If the count clock of TMC80 is set and the operation of TM80 is enabled at the same time by using an 8-bit memory manipulation instruction, the error of one cycle after the timer is started may be 1 clock or more (refer to 7.5 (1) Error when timer starts). Therefore, be sure to follow the above sequence when using TM80 as an interval timer.	p. 1	132	
	Hard			Error when timer start	The time from starting the timer to generation of the match signal includes an error of up to 1.5 clocks. This is because, if the timer is started while the count clock is high, the rising edge may be immediately detected and the counter may be incremented (refer to Figure 7-6).	p. 1	34	
	Soft		CR80: compare register 80	8-bit compare register 80 (CR80) can be set to 00H.	p. 1	34		
			Setting STOP mode	Before executing the STOP instruction, be sure to stop the timer operation $(TCE80 = 0)$.	p. 1	34		

			1		(7	7/19)		
Chapter	Classification	Function	Details of Function	Cautions	Pa	je		
Chapter 8	Soft	8-bit timer H1	CMP01: 8-bit timer H compare register 01	CMP01 cannot be rewritten during timer count operation.	p. 137			
			CMP11: 8-bit timer H compare register 11	In the PWM output mode, be sure to set CMP11 when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).	p. 137	, 🗌		
			TMHMD1: 8-bit	When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.	p. 139	, 🗆		
			register 1 (CMP11) when starting the timer count operation (TMHE1 = 1) after th	In the PWM output mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).	p. 139)		
	PWM output In PWM output mode, the setting value for th during timer count operation. However, three using the CKS12 to CKS10 bits of the TMHM	-	In PWM output mode, the setting value for the CMP11 register can be changed during timer count operation. However, three operation clocks (signal selected using the CKS12 to CKS10 bits of the TMHMD1 register) or more are required to transfer the register value after rewriting the CMP11 register value.	p. 145	;			
	Soft			Be sure to set the CMP11 register when starting the timer count operation $(TMHE1 = 1)$ after the timer count operation was stopped $(TMHE1 = 0)$ (be sure to set again even if setting the same value to the CMP11 register).	p. 145	, 🗆		
				Make sure that the CMP11 register setting value (M) and CMP01 register setting value (N) are within the following range. $00H \le CMP11$ (M) < CMP01 (N) $\le FFH$	p. 146	;		
6	ĥ	Watchdog	itchdog WDTM:	Set bits 7, 6, and 5 to 0, 1, and 1, respectively. Do not set the other values.	p. 154			
Chapter 9	Soft	timer Watchdog tin	Watchdog timer mode register	After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. However, at the first write, if "1" and "x" are set for WDCS4 and WDCS3 respectively and the watchdog timer is stopped, then the internal reset signal does not occur even if the following are executed. • Second write to WDTM • 1-bit memory manipulation instruction to WDTE	p. 154			
						Writing of a value other than "ACH" to WDTE		
				WDTM cannot be set by a 1-bit memory manipulation instruction.	p. 154			
			over	When using the flash memory self programming by self programming, set the overflow time for the watchdog timer so that enough overflow time is secured (Example 1-byte writing: 200 μ s MIN., 1-block deletion: 10 ms MIN.).	p. 154			
			WDTE: Watchdog timer	If a value other than ACH is written to WDTE, an internal reset signal is generated.	p. 154			
			enable register	If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.	p. 154			
	-			The value read from WDTE is 9AH (this differs from the written value (ACH)).	p. 154			
	Hard		When "low- speed internal oscillator cannot be stopped" is selected by option byte	In this mode, operation of the watchdog timer cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the low- speed internal oscillation clock can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.	p. 155			

					(8	8/19)
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 9	Hard	Watchdog timer	When "low- speed internal oscillator can be stopped by software" is selected by option byte	In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution. After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.	p. 157	
Chapter 10	Soft	A/D converter	Sampling time and A/D conversion time	The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 2 and 3 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator).	p. 163	
	Hard		Block diagram	In the 78K0S/KA1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= $0 V$).	p. 164	
	Soft		ADM: A/D converter mode register	The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 2 and 3 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator).	p. 168	
				If a bit other than ADCS of ADM is manipulated while A/D conversion is stopped (ADCS = 0) and then A/D conversion is started, execute two NOP instructions or an instruction equivalent to two machine cycles, and set ADCS to 1.	p. 169	
				A/D conversion must be stopped (ADCS = 0) before rewriting bits FR0 to FR2.	p. 169	
				Be sure to clear bits 6, 2, and 1 to 0.	p. 169	
			ADS: Analog input channel specification register	Be sure to clear bits 2 to 7 of ADS to 0.	p. 169	
			ADCR: 10-bit A/D conversion result register	When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.	p. 169	
			PMC2: Port mode control register 2	When PMC20 to PMC23 are set to 1, the P20/ANI0 to P23/ANI3 pins cannot be used as port pins. Be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.	p. 170	
			A/D converter operations	Make sure the period of <1> to <4> is 1 μ s or more.	pp. 171, 175	
				It is no problem if the order of <1> and <2> is reversed.	pp. 171, 175	
				<1> can be omitted. However, ignore the data resulting from the first conversion after <4> in this case.	p. 175	
				The period from <5> to <8> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <7> to <8> is the conversion time set using FR2 to FR0.	p. 175	
	Hard		Operating current in STOP mode	To satisfy the DC characteristics of the supply current in the STOP mode, clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 before executing the STOP instruction.	p. 178	

					(9/19)
Chapter	Classification	Function	Details of Function	Cautions	Page
Chapter 10	Hard	A/D converter	Input range of ANI0 to ANI3	Observe the rated range of the ANI0 to ANI3 input voltage. If a voltage of AV_{REF} or higher and V_{SS} or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.	p. 178 🛛
	Soft		Conflicting operations	Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR, ADCRH read by instruction upon the end of conversion ADCR, ADCRH read has priority. After the read operation, the new conversion result is written to ADCR, ADCRH.	p. 178 🛛
				Conflict between ADCR, ADCRH write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion ADM or ADS write has priority. ADCR, ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.	p. 178 🛛
	Hard		Noise counter- measures ANI0/P20 to ANI3/P23	 To maintain the 10-bit resolution, attention must be paid to noise input to the AV_{REF} pin and ANI0 to ANI3 pins. <1> Connect a capacitor with a low equivalent resistance and a high frequency response to the power supply. <2> Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 9-19, to reduce noise. <3> Do not switch the A/D conversion function of the ANI0 to ANI3 pins to their alternate functions during conversion. <4> The conversion accuracy can be improved by setting HALT mode immediately after the conversion starts. The analog input pins (ANI0 to ANI3) are also used as I/O port pins (P20 to P23). 	р. 179 🗌 р. 179 🗍
				When A/D conversion is performed with any of ANI0 to ANI3 selected, do not access P20 to P23 while conversion is in progress; otherwise the conversion resolution may be degraded. If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.	p. 179 🛛
			Input impedance of ANI0 to ANI3 pins	In this A/D converter, the internal sampling capacitor is charged and sampling is performed during sampling time. Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates both during sampling and otherwise. If the shortest conversion time of the reference voltage is used, to perform sufficient sampling, it is recommended to make the output impedance of the analog input source 1 k Ω or lower, or attach a capacitor of around 0.01 μ F to 0.1 μ F to the ANI0 to ANI3 pins (see Figure 10-19).	p. 179 🛛

					(10	/19)	
Chapter	Classification	Function	Details of Function	Cautions	Pag	e	
Chapter 10	Soft	A/D converter	Interrupt request flag (ADIF)	The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed. Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended. When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion is resumed.	p. 180		
			ra A	Conversion results just after A/D conversion start	The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.	p. 180	
			A/D conversion result register (ADCR, ADCRH) read operation	When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.	p. 180		
			Operating current at conversion waiting mode	The DC characteristic of the operating current during the STOP mode is not satisfied due to the conversion waiting mode (only the comparator consumes power), when bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) are set to 0 and 1 respectively.	p. 181		
Chapter 11		Serial interface UART6	UART mode	The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.	p. 182		
Ţ.	Soft		 	If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.	p. 182		
				If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is incorporated in LIN.	p. 182		
			RXB: Receive buffer register 6	Reception enable status is entered, after having set RXE6 to 1 and one clock of the base clock (f_{XCLK6}) has elapsed.	p. 188		
			TXB6: Transmit buffer register 6	When starting transmission, write transmit data to TXB6, after having set TXE6 to 1 and a wait of one clock or more of the base clock (fxcLK6) has been performed.	p. 188		
				Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.	p. 188		
				Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1). When outputting same values in continuous transmission, be sure to confirm that TXBF6 is 0 before writing the same values to TXB6.	p. 188		

					1	(11/	′19 <u>)</u>
Chapter	Classification	Function	Details of Function	Cautions		Page	>
Chapter 11	Soft	Serial interface UART6	ASIM6: Registers controlling serial interface UART6	At startup, transmission operation is started by setting TXE6 to 1 after having set POWER6 to 1, then setting the transmit data to TXB6 after having waited for one clock or more of the base clock (f_{XCLK6}). When stopping transmission operation, set POWER6 to 0 after having set TXE6 to 0.	p.	190	
				At startup, reception enable status is entered by setting RXE6 to 1 after having set POWER6 to 1 and one clock of the base clock (fxcLK6) has elapsed. When stopping reception operation, set POWER6 to 0 after having set RXE6 to 0.	p.	191	
				Set POWER6 = 1 \rightarrow RXE6 = 1 in a state where a high level has been input to the RxD6 pin. If POWER6 = 1 \rightarrow RXE6 = 1 is set during low-level input, reception is started and correct data will not be received.	p.	191	
				Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.	p.	191	
				Fix the PS61 and PS60 bits to 0 when the interface is used for LIN communication operation.	p.	191	
				Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.	p.	191	
				Make sure that RXE6 = 0 when rewriting the ISRM6 bit.	p.	191	
			ASIS6: Asynchronous serial interface reception error status register 6	The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).	p.	191	
				The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.	p.	191	
				If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.	p.	191	
				Be sure to read ASIS6 before reading receive buffer register 6 (RXB6).	рр. 20	. 191, 9	
			ASIF6: Asynchronous serial interface transmission status register 6 CKSR6: Clock selection register 6 BRGC6: Baud rate generator control register 6	To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p.	192	
				To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p.	192	
				Make sure POWER6 = 0 when rewriting TPS63 to TPS60.	p.	193	
				Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.	p.	194	
	Hard			The baud rate is the output clock of the 8-bit counter divided by 2.	p.	194	
	Soft		ASICL6: Asynchronous serial interface control register 6	ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1), if 0 data has been written to ASICL6 by SBRT6 and SBTT6.		195	
				In the case of an SBF reception error, return to SBF reception mode again. The status of the SBRF6 flag will be held (1). For details on SBF reception refer to $(2) - (i)$ SBF reception in 11.4.2 Asynchronous serial interface (UART) mode described later.	p.	196	

			1		(12	2/19)			
Chapter	Classification	Function	Details of Function	Cautions	Pa	ge			
Chapter 11	Soft	Serial interface UART6	ASICL6: Asynchronous serial interface control register	Before setting the SBRT6 bit to 1, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1. Moreover, after setting the SBRT6 bit to 1, do not clear the SBRT6 bit to 0 before the SBF reception ends (an interrupt request signal is generated).	p. 196	;			
			6	The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.	p. 196	;			
				Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1. Moreover, after setting the SBTT6 bit to 1, do not clear the SBTT6 bit to 0 before the SBF transmission ends (an interrupt request signal is generated).	p. 196	;			
				The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of SBF transmission.	p. 196	; 🗆			
				Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.	p. 196	; 🗆			
			POWER6, TXE6, and RXE6: 7, 6, and	Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode. To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.	p. 198	3			
					5 of ASIM6 UART mode	Take the relationship with the other party of communication into consideration for the port mode register and port register setting procedure. In order to avoid the generation of unintended start bits (falling signals), set PM43 to 0 (output) after having set P43 to 1.	p. 199)	
			Parity types and operation	Fix the PS61 and PS60 bits to 0 when the interface is used for LIN communication operation.	p. 203	3			
						Continuous transmission	Use the value of the TXBF flag to judge whether continuous transmission is possible. Do not write the next transmit data, by making a judgment only by the fact that the TXSF6 flag has been set to 1.	p. 205	; 🗆
				When the interface is used for LIN communication operation, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).	p. 205	; 🗆			
			TXBF6 during continuous transmission: Bit 1 of ASIF6	To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p. 205	; 🗆			
			TXSF6 during continuous transmission: Bit 0 of ASIF6	To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p. 205	;			
			Normal reception	Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.	p. 209)			
				Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.	p. 209)			
				Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.	p. 209)			
			Generation of serial clock	Keep the baud rate error during transmission to within the permissible error range at the reception destination.	p. 215	;			
				Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.	p. 215	;			

					(13/	'19 <u>)</u>
Chapter	Classification	Function	Details of Function	Cautions	Page	;
Chapter 11	Soft	Serial interface UART6	Permissible baud rate range during reception	Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.	p. 217	
ter 12	Hard	Interrupt functions	Vector table address	No interrupt sources correspond to the vector table address 0014H.	p. 221	
Chap	Chapter 12 Officer 12 Soft Hard Soft Hard Soft Hard		IF0, IF1: Interrupt request flag registers, MK0, MK1: Interrupt mask flag registers	Because P30, P31, P41, and P43 have an alternate function as external interrupt inputs, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the output mode.	pp. 224, 225	
			INTMO:	Be sure to clear bits 0 and 1 to 0.	p. 226	
			External interrupt mode register 0	Before setting the INTM0 register, be sure to set the corresponding interrupt mask flag ($\times\times MK \times = 1$) to disable interrupts. After setting the INTM0 register, clear the interrupt request flag ($\times\times IF \times = 0$), then clear the interrupt mask flag ($\times\times MK \times = 0$), which will enable interrupts.	p. 226	
			INTM1:	Be sure to clear bits 2 to 7 to 0.	p. 227	
			External interrupt mode register 1	Before setting INTM1, set PMK3 to 1 to disable interrupts. To enable interrupts, clear PIF3 to 0, then clear PMK3 to 0.	р. 227	
			Interrupt requests are held pending	Interrupt requests will be held pending while the interrupt request flag registers (IF0, IF1) or interrupt mask flag registers (MK0, MK1) are being accessed.	p. 230	
			Interrupt request pending	Multiple interrupts can be acknowledged even for low-priority interrupts.	p. 231	
Chapter 13	Soft	Standby function	_	The LSRSTOP setting is valid only when "Can be stopped by software" is set for the low-speed internal oscillator by the option byte.	p. 233	
Chap	Hard		STOP mode	When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction (except the peripheral hardware that operates on the low-speed internal oscillation clock).	p. 234	
			STOP mode, HALT mode	The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.	p. 234	
			STOP mode	If the low-speed internal oscillator is operating before the STOP mode is set, oscillation of the low-speed internal oscillation clock cannot be stopped in the STOP mode (refer to Table 13-1).	p. 234	
	Soft		OSTS: Oscillation stabilization time select register	To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator \leq Oscillation stabilization time set by OSTS	p. 235	

					(14	/19)										
Chapter	Classification	Function	Details of Function	Cautions	Pag	e										
Chapter 13	Hard	Standby function	Oscillation t stabilization t	The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.	p. 235											
	Soft		register	The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.	p. 235											
			HALT mode setting and operating statuses	Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag clear, the standby mode is immediately cleared if set.	p. 236											
			STOP mode setting and operating statuses	Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, in the STOP mode, the normal operation mode is restored after the STOP instruction is executed and then the operation is stopped for 34 μ s (TYP.) (after an additional wait time for stabilizing the oscillation set by the oscillation stabilization time select register (OSTS) has elapsed when crystal/ceramic oscillation is used).	p. 239											
er 14	Hard	Reset function	_	For an external reset, input a low level for 2 μ s or more to the RESET pin.	p. 243											
Chapter 14	-			During reset signal generation, the system clock and low-speed internal oscillation clock stop oscillating.	p. 243											
C						When the $\overrightarrow{\text{RESET}}$ pin is used as an input-only port pin (P34), the 78K0S/KA1+ is reset if a low level is input to the $\overrightarrow{\text{RESET}}$ pin after reset is released by the POC circuit, the LVI circuit and the watchdog timer and before the option byte is referenced again. The reset status is retained until a high level is input to the $\overrightarrow{\text{RESET}}$ pin.	p. 243									
				The LVI circuit is not reset by the internal reset signal of the LVI circuit.	p. 244											
													Timing of reset by overflow of watchdog timer	The watchdog timer is also reset in the case of an internal reset of the watchdog timer.	p. 246	
			RESF: Reset control flag register	Do not read data by a 1-bit memory manipulation instruction.	p. 250											
er 15	Soft	Power-on- clear circuit	Functions of power-on-clear	If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.	p. 251											
Chapter 15	Hard		circuit	Use these products in the following voltage range because the detection voltage (V_{POC}) of the POC circuit is the supply voltage range. Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V	p. 251											
	Soft		Cautions for power-on-clear circuit	In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the POC detection voltage (V_{POC}), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.	p. 253											

					(15	/19)					
Chapter	Classification	Function	Details of Function	Cautions	Pag	e					
Chapter 16		Low-voltage detector	LVIM: Low- voltage detect register	 To stop LVI, follow either of the procedures below. When using 8-bit manipulation instruction: Write 00H to LVIM. When using 1-bit memory manipulation instruction: Clear LVION to 0. 	p. 256						
						Be sure to set bits 2 to 6 to 0.	p. 256				
			LVIS: Low-	Bits 4 to 7 must be set to 0.	p. 257						
			voltage detection level select register	If values other than same values are written during LVI operation, the value becomes undefined at the very moment it is written, and thus be sure to stop LVI (bit 7 of LVIM register (LVION) = 0) before writing.	p. 257						
			When used as reset	<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.	p. 258						
				If supply voltage (V_DD) \ge detection voltage (V_LVI) when LVIM is set to 1, an internal reset signal is not generated.	p. 258						
				low-voltage vicinity of the LVI detection voltage (VLV	In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V_{LVI}), the operation is as follows depending on how the low-voltage detector is used.	p. 262					
											The system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below. <2> When used as interrupt
				Interrupt requests may be frequently generated. Take (b) of action (2) below.							
Chapter 17	Hard	Option byte	Oscillation stabilization time on power application or after reset release	The setting of this option is valid only when the crystal/ceramic oscillation clock is selected as the system clock source. No wait time elapses if the high-speed internal oscillation clock or external clock input is selected as the system clock source.	p. 266						
			Control of RESET pin	Because the option byte is referenced after reset release, if a low level is input to the \overrightarrow{RESET} pin before the option byte is referenced, then the reset state is not released.	p. 266						
				Also, when setting 0 to RMCE, connect the pull-up resistor.							
			Selection of system clock source	Because the X1 and X2 pins are also used as the P121 and P122 pins, the conditions under which the X1 and X2 pins can be used differ depending on the selected system clock source. (1) Crystal/ceramic oscillation clock is selected	p. 266						
				The X1 and X2 pins cannot be used as I/O port pins because they are used as clock input pins.							
			Because the X1 pin is used as an I/O port pin.	(2) External clock input is selected Because the X1 pin is used as an external clock input pin, P121 cannot be used as an I/O port pin							
				(3) High-speed internal oscillation clock is selected							
				P121 and P122 can be used as I/O port pins.							
			Low-speed internal oscillates	If it is selected that low-speed internal oscillator cannot be stopped, the count clock to the watchdog timer (WDT) is fixed to low-speed internal oscillation clock.	p. 267						

					(16	6/19)				
Chapter	Classification	Function	Details of Function	Cautions	Pag	е				
Chapter 17	Hard	Option byte	Low-speed internal oscillates	If it is selected that low-speed internal oscillator can be stopped by software, supply of the count clock to WDT is stopped in the HALT/STOP mode, regardless of the setting of bit 0 (LSRSTOP) of the low-speed internal oscillation mode register (LSRCM). Similarly, clock supply is also stopped when a clock other than the low-speed internal oscillation clock is selected as a count clock to WDT. While the low-speed internal oscillator is operating (LSRSTOP = 0), the clock can be supplied to the 8-bit timer H1 even in the STOP mode.	p. 267					
	Soft		Caution when the RESET pin is used as an input-only port pin (P34)	Be aware of the following when re-erasing/-writing (by on-board programming using a dedicated flash memory programmer) an already-written device which has been set as "The RESET pin is used as an input-only port pin (P34)" by the option byte function. Before supplying power to the target system, connect a dedicated flash memory programmer and turn its power on. If the power is supplied to the target system beforehand, the flash memory programming mode cannot be switched to.	p. 267					
Chapter 18	Soft	Flash PG-FP5 memory Flash GUI setting value example Security settings		programming GUI setting	The above values are recommended values. Depending on the usage environment these values may change, so set them after having performed sufficient evaluations.	p. 275				
							-	After the security setting of the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written because the erase command is disabled.	p. 278	
				Self programming processing must be included in the program before performing self programming.	p. 279					
							function	No instructions can be executed while a self programming command is being executed. Therefore, clear and restart the watchdog timer counter in advance so that the watchdog timer does not overflow during self programming. Refer to Table 18-10 for the time taken for the execution of self programming.	p. 282	
				Interrupts that occur during self programming can be acknowledged after self programming mode ends. To avoid this operation, disable interrupt servicing (by setting MK0 and MK1 to FFH, and executing the DI instruction) before the mode is shifted from the normal mode to the self programming mode by a specific sequence.	p. 282					
				RAM is not used while a self programming command is being executed.	p. 282					
				If the supply voltage drops or the reset signal is input while the flash memory is being written or erased, writing/erasing is not guaranteed.	p. 282					
				The value of the blank data set during block erasure is FFH.	p. 282					
				Set the CPU clock beforehand so that it is 1 MHz or higher during self programming.	p. 282					
			immediately after executing a specific sequence to set	Execute self programming after executing the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (f _{CPU}).	p. 282					
				If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode, wait for 8 μ s after releasing the HALT status, and then execute self programming.	p. 282					
				Check FPRERR using a 1-bit memory manipulation instruction.	p. 282					
				The state of the pins in self programming mode is the same as that in HALT mode.	p. 282					

					(17/	19)						
Chapter	Classification	Function	Details of Function	Cautions	Page	;						
Chapter 18	Soft	Flash memory	Self programming function	Since the security function set via on-board/off-board programming is disabled in self programming mode, the self programming command can be executed regardless of the security function setting. To disable write or erase processing during self programming, set the protect byte.	p. 282							
				Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.	p. 282							
				Clear the value of the FLCMD register to 00H immediately before setting to self programming mode and normal mode.	p. 282							
			programming Cautions on self programming function.	For cautions in case of setting the self programming mode, refer to 18.8.2 Cautions on self programming function.	p. 283							
			mode control register	Set the CPU clock beforehand so that it is 1 MHz or higher during self programming.	p. 283							
				Execute self programming after executing the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (f _{CPU}).	p. 283							
					If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self programming mode, wait for 8 μ s after releasing the HALT status, and then execute self programming.	p. 283						
		PFCMD: Flas protect command register								Clear the value of the FLCMD register to 00H immediately before setting to self programming mode and normal mode.	p. 283	
			command	Interrupt servicing cannot be executed in self programming mode. Disable interrupt servicing (by executing the DI instruction while MK0 and MK1 = FFH) between the points before executing the specific sequence that sets self programming mode and after executing the specific sequence that changes the mode to the normal mode.	p. 284							
									PFS: Flash status register	Check FPRERR using a 1-bit memory manipulation instruction.	p. 284	
				FLAPH, FLAPL: Flash address pointers H and L	Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.	p. 287						
			FLAPHC, FLAPLC: Flash address pointer H/L compare	Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.	p. 287							
			registers Set	Set the number of the block subject to a block erase, verify, or blank check (same value as FLAPH) to FLAPHC.	p. 287							
				Clear FLAPLC to 00H when a block erase is performed, and FFH when a blank check is performed.	p. 287							

					(18/19)	
Chapter	Classification	Function	Details of Function	Cautions	Page	
Chapter 18	Soft	Flash memory	Shifting to self programming mode Shifting to	Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.	pp. 291, 292, 294, 295	
			normal mode			
			Byte write	If a write results in failure, erase the block once and write to it again.	р. 303 🛛	
Chapter 19	Hard	On-chip debug function	Connecting QB-MINI2 to 78K0S/KA1+	The 78K0S/KA1+ has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.	p. 328 🛛	
					The constants described in the circuit connection example are reference values. If you perform flash programming aiming at mass production, thoroughly evaluate whether the specifications of the target device are satisfied.	р. 328 🛛
			Circuit Connection for the Case Where QB- MINI2 Is Used for Debugging and Debugging of INTP3 Pin Is Performed Only with Real Machine	If debugging is performed with a real machine running, without using QB-MINI2, write the user program using the QB-Programmer. Programs downloaded by the debugger include the monitor program, and such a program malfunctions if it is not controlled via QB-MINI2.	р. 330 🗆	
Chapter 21	Hard	specifica- m	Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	p. 342 🛛	
		grade product)	X1 oscillator characteristics	 When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. Keep the wiring length as short as possible. Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows. Do not fetch signals from the oscillator. 	p. 343 🗆	
			A/D converter	The conversion accuracy may be degraded when the analog input pin is used as an alternate I/O port or if a port is changed during A/D conversion.	р. 350 🛛	

					(19/	19)
Chapter	Classification	Function	Details of Function	Cautions	Page	
Chapter 22	전 b to c c c c c c c Electrical specifica- tions ((A2) grade product) U U U		Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	p. 354	
			X1 oscillator characteristics	When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.Keep the wiring length as short as possible.	p. 356	
				Do not cross the wiring with the other signal lines.		
				• Do not route the wiring near a signal line through which a high fluctuating current flows.		
				• Always make the ground point of the oscillator capacitor the same potential as Vss.		
				• Do not ground the capacitor to a ground pattern through which a high current flows.		
				Do not fetch signals from the oscillator.		
			A/D converter	The conversion accuracy may be degraded when the analog input pin is used as an alternate I/O port or if a port is changed during A/D conversion.	p. 363	
24	Hard	Recom-	Lead-free	Products with –A or –AX at the end of the part number are lead-free products.	p. 371	
Chapter 24	Ĥ	mended soldering	products	For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.	p. 371	
O		conditions	-	Do not use different soldering methods together (except for partial heating).	pp. 371, 372	
				Only the pins of the THD are heated when performing wave soldering. Make sure that flow solder does not come in contact with the package.	p. 372	

E.1 Major Revisions in This Edition

Page	Description
Throughout	Addition of µPD78F9224
	Deletion of μPD78F9221MC-5A4, 78F9222MC-5A4, 78F9221MC(A)-5A4, 78F9222MC(A)-5A4, 78F9222MC(A)-5A4, 78F9222MC(A2)-5A4
p. 6	Modification of Documents Related to Development Software Tools (User's Manuals)
p. 18	Modification of 1.4 78K0S/Kx1+ Product Lineup
pp. 39 to 42	Modification of Table 3-3 Special Function Registers
p. 271	18.4 Writing with Flash Memory Programmer
	 Deletion of FlashPro4 and addition of QB-MINI2 Modification of Remark
p. 272	Modification of and addition of Remark to Figure 18-2 Environment for Writing Program to Flash Memory (FlashPro5/QB-MINI2)
p. 273	Modification of Table 18-2 Wiring Between 78K0S/KA1+ and FlashPro5/QB-MINI2
p. 273	Modification of and addition of Remark to Figure 18-3 Wiring diagram with FlashPro5/QB-MINI2
p. 277	Modification of Figure 18-7 Communication Commands
pp. 297 to 299	18.8.6 Example of block erase operation in self programming mode
	 Modification of description and addition of Note 2 Modification of Figure 18-20 Example of Block Erase Operation in Self Programming Mode Modification of an example of a program
pp. 318 to 320	18.8.11 Examples of operation when interrupt-disabled time should be minimized in self programming mode
	 Modification of Figure 18-27 Example of Operation When Interrupt-Disabled Time Should Be Minimized (from Erasure to Blank Check) Modification of an example of a program
p. 373	Modification of APPENDIX A DEVELOPMENT TOOLS

E.2 Revision History up to Previous Editions

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

Edition	Description	Applied to:		
2nd edition	Addition of lead-free products • μPD78F9221MC-5A4-A • μPD78F9222MC-5A4-A	Throughout		
	 Modification of watchdog timer operation clock Low-voltage internal oscillation clock (fRL) or clock to peripheral hardware (fxP) → Low-voltage internal oscillation clock (fRL) or system clock (fx) 			
	Deletion of high-speed internal oscillation mode register (HSRCM)			
	Deletion of INTFLC (interrupt request)			
	Addition of Caution to 2.1 Pin Function List, 2.2.4 P121 to P123 (Port 12), and 2.2.7 X1 and X2	CHAPTER 2 PIN FUNCTIONS		
	Modification of the following pin connections in Table 2-1 Types of Pin I/O Circuits and Connection of Unused Pins • P20/ANI0 to P23/ANI3 • P34/RESET • P121/X1 • P122/X2			
	Modification of Figure 3-1 Memory Map (µPD78F9221) and Figure 3-2 Memory Map (µPD78F9222)	CHAPTER 3 CPU ARCHITECTURE		
	Addition of Caution to and modification of Table 3-2 Vector Table			
	Addition of (4) Protect byte area to 3.1.1 Internal program memory space			
	Addition of Note 3 to Table 3-3 Special Function Registers (1/2)			
	Addition of registers to be used for the self programming function to Table 3-3 Special Function Registers (2/2)			
	Addition of Caution and modification of Remark 2 in Table 4-1 Port Functions	CHAPTER 4 PORT		
	Addition of Figure 4-4 Block Diagram of P31	FUNCTIONS		
	Modification of Figure 4-9 Block Diagram of P43			
	Modification of Figure 5-1 Block Diagram of Clock Generators	CHAPTER 5 CLOCK		
	 Modification of operation stop time in the following figures. Figure 5-8 Timing Chart of Default Start by High-Speed Internal Oscillator Figure 5-10 Timing Chart of Default Start by Crystal/Ceramic Oscillator Figure 5-12 Timing of Default Start by External Clock Input 	GENERATORS		
	Modification of Note in Figure 5-14 Status Transition of Low-Speed Internal oscillator			
	Addition of Cautions to 6.2 Configuration of 16-bit Timer/Event Counter 00 (1) 16-bit timer counter 00 (TM00), (2) 16-bit timer capture/compare register 000 (CR000), and (3) 16-bit capture/compare register 010 (CR010)	CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00		
	Addition of Cautions in Figure 6-5 Format of 16-bit Timer Mode Control Register 00 (TMC00)			
	Addition of Caution 6 to Figure 6-7 Format of 16-bit Timer Output Control Register 00 (TOC00)			
	Modification of Caution 3 and addition of Caution 4 in Figure 6-8 Format of Prescaler Mode Register 00 (PRM00)			

(2/10)

		(2/10
Edition	Description	Applied to:
2nd edition	 Modification of output width of INTTM010 and INTTM000 in the following figures Figure 6-17 CR010 Capture Operation with Rising Edge Specified Figure 6-20 Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with Both Edges Specified) Figure 6-22 Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified) Figure 6-24 Timing of Pulse Width Measurement Operation by Free-Running Counter and Two Capture Registers (with Rising Edge Specified) Figure 6-26 Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified) Figure 6-26 Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified) Modification of Caution 1 in Figure 6-29 Control Register Settings for PPG Output Operation Modification of Figure 6-33 Timing of One-Shot Pulse Output Operation with Software Trigger 	CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
	Modification and addition to 6.5 Cautions Related to 16-bit Timer/Event Counter 00	-
	Addition of Caution 2 to Figure 7-4 Format of 8-bit Timer Mode Control Register 80 (TMC80)	CHAPTER 7 8-BIT TIMER 80
	Modification of Table 9-1 Loop Detection Time of Watchdog Timer	CHAPTER 9
	Addition of Caution 4 and modification to Figure 9-2 Format of Watchdog Timer Mode Register (WDTM)	WATCHDOG TIMER
	Modification of Figure 9-4 Status Transition Diagram When "Low-Speed Internal Oscillator Cannot Be Stopped" Is Selected by Option Byte	
	Modification of Figure 9-5 Status Transition Diagram When "Low-Speed Internal Oscillator Can Be Stopped by Software" Is Selected by Option Byte	
	Addition of Note to and modification of Figure 10-1 Timing of A/D Converter Sampling and A/D Conversion	CHAPTER 10 A/D CONVERTER
	Addition of Note 1, Caution, and Remark 2 to and modification of Table 10-1 Sampling Time and A/D Conversion Time	
	Modification of Figure 10-2 Block Diagram of A/D Converter	-
	Modification of Note 5 , addition of Notes 1 , 2 , Cautions 1 , 2 , 4 and Remark 2 to, and modification of Figure 10-3 Format of A/D Converter Mode Register (ADM)	
	Modification of Note in Figure 10-4 Timing Chart When Comparator Is Used	-
	Addition of explanation <3> to 10.4.1 Basic operations of A/D converter	-
	Modification of Figure 10-11 Relationship Between Analog Input Voltage and A/D Conversion Result	
	Addition of explanation <3> to 10.4.3 A/D converter operation mode	-
	Partial modification of 10.6 (1) Operating current in STOP mode and (6) Input impedance of ANI0 to ANI3 pins	
	Modification of capacitor value in Figure 10-19 Analog Input Pin Connection	
	Modification of Figure 10-21 Internal Equivalent Circuit of ANIn Pin and Table 10-4 Resistance and Capacitance Values (Reference Values) of Equivalent Circuit	
	Addition of description to 11.2 (3) Transmit buffer register 6 (TXB6)	CHAPTER 11 SERIAL
	Modification of Note 1 in Figure 11-5 Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)	INTERFACE UART6
	Modification of Caution in 11.3 (6) Asynchronous serial interface control register 6 (ASICL6)	
	Modification of Caution 1 in 11.4.2 (2) (d) Continuous transmission	

(3/10)

Edition	Description	(3/10) Applied to:
2nd edition	Modification of 11.4.2 (2) (h) SBF transmission	CHAPTER 11 SERIAL
	Modification of Table 11-4 Set Data of Baud Rate Generator	INTERFACE UART6
	Addition of Caution to and modification of Table 12-1 Interrupt Sources	CHAPTER 12 INTERRUPT FUNCTIONS
	Modification of description on operation stop time in 13.1.1 (2) STOP mode	CHAPTER 13
	Modification of Table 13-2 Operating Statuses in HALT Mode	STANDBY FUNCTION
	Modification of Remark 2 in Figure 13-2 HALT Mode Release by Interrupt Request Generation	
	Modification of Note in Figure 13-3 HALT Mode Release by Reset Input	
	Modification of Caution in 13.2.2 (1) STOP mode setting and operating statuses	
	Modification of Table 13-4 Operating Statuses in STOP Mode	
	Modification of operation stop time in the following figures. • Figure 13-4 Operation Timing When STOP Mode Is Released • Figure 13-5 STOP Mode Release by Interrupt Request Generation	
	Modification of the following figures • Figure 14-1 Block Diagram of Reset Function • Figure 14-2 Timing of Reset by RESET Input • Figure 14-3 Timing of Reset by Overflow of Watchdog Timer • Figure 14-4 Reset Timing by RESET Input in STOP Mode	CHAPTER 14 RESET FUNCTION
	Addition of registers to be used for self programming function in Table 14-1 Hardware Statuses After Reset Acknowledgment	
	Addition of Note 1 to Figure 16-2 Format of Low-Voltage Detect Register (LVIM)	CHAPTER 16 LOW-
	Addition of Note to Figure 16-3 Format of Low-Voltage Detection Level Select Register (LVIS)	VOLTAGE DETECTOR
	Addition of Notes 1 and 2 to and modification of Figure 16-4 Timing of Low-Voltage Detector Internal Reset Signal Generation	
	Addition of Notes 1 and 2 to and modification of Figure 16-5 Timing of Low-Voltage Detector Interrupt Signal Generation	
	Addition of Note to 16.5 Cautions for Low-Voltage Detector <action> (2) When used as interrupt</action>	
	Revision of CHAPTER 18 FLASH MEMORY	CHAPTER 18 FLASH MEMORY
	 Modification or addition of values in the following characteristics in CHAPTER 20 ELECTRICAL SPECIFICATIONS (TARGET VALUES) Absolute maximum ratings Output current high, output current low, and operating ambient temperature 	CHAPTER 20 ELECTRICAL SPECIFICATIONS (TARGET VALUES)
	 X1 oscillator characteristics Low-speed internal oscillator characteristics DC characteristics AC characteristics (1) Basic operation cycle time (minimum instruction execution time), RESET input low-level width 	, , , , , , , , , , , , , , , , , , , ,
	 POC circuit characteristics Condition for power supply boot time Flash memory programming characteristics 	

(4/10)

Edition	Description	Applied to:
2nd edition	Modification of Figure A-1 Development Tools	APPENDIX A
	Modification of device file names and Remark in A.2 Language Processing Software	DEVELOPMENT TOOLS
	Addition of project manager name to A.3 Control Software	
	Addition of PG-FPL2 to A.4 Flash Memory Writing Tools	
	Modification of emulation board name used when the IE-78K0S-NS or IE-78K0S-NS-A is used, and deletion of NP-20GS and EV-9500GS-20, and addition of Specification of pin header on target system to A.5.1 When using in-circuit emulator IE-78K0S-NS or IE-78K0S-NS-A	
	Addition of A.5.2 When using in-circuit emulator QB-78K0KX1MINI	
	Modification of system simulator name, device file name, and Remark in and addition of ID78K0S-QB to A.6 Debugging Tools (Software)	
	Modification of Figure B-1 Distance Between In-Circuit Emulator IE-78K0S-NS/IE- 78K0S-NS-A and Conversion Connector NP-30MC and Figure B-2 Condition for Connecting Target System (When Using In-Circuit Emulator IE-78K0S-NS, IE- 78K0S-NS-A)	APPENDIX B NOTES ON TARGET SYSTEM DESIGN
	Addition of APPENDIX D REVISION HISTORY	APPENDIX D REVISION HISTORY
3rd edition	Addition of part number to 1.3 Ordering Information	CHAPTER 1 OVERVIEW
	Addition of Note to P34/RESET, P121/X1, and P122/X2 in 2.1 Pin Function List	CHAPTER 2 PIN FUNCTIONS
	Addition of description to 2.2.2 P30, P31, and P34 (Port 3)	
	Addition of description to 2.2.4 P121 to P123 (Port 12)	
	Addition of description to 2.2.6 RESET	
	Addition of description to 2.2.7 X1 and X2	
	Modification of description example in 3.4.1 Direct addressing	CHAPTER 3 CPU ARCHITECTURE
	Modification of description and description example in 3.4.2 Short direct addressing	
	Addition of Illustration to 3.4.6 Based addressing	
	Addition of Illustration to 3.4.7 Stack addressing	
	Addition of Note to P34/RESET, P121/X1, and P122/X2 in Table 4-1 Port Functions	CHAPTER 4 PORT FUNCTIONS
	Addition of description to and modification of Cautions in 4.2.2 Port 3	
	Modification of Figure 4-10 Block Diagram of P121 and P122	
	Addition of description to (2) In input mode in 4.4.1 Writing to I/O port and 4.4.3 Operations on I/O port	
	Modification of description in (2) External event counter in 6.1 Functions of 16-bit Timer/Event Counter 00	CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
	Modification of Caution 2 in Figure 6-2 Format of 16-bit Timer Counter 00 (TM00)	
	Modification of Caution 2 in Figure 6-5 Format of 16-bit Timer Mode Control Register 00 (TMC00)	
	Addition of (1) INTTM000 generation timing immediately after operation starts to Figure 6-16 External Event Counter Operation Timing (with Rising Edge Specified)	
	Addition of Caution to (1), (2), (3), and (4) in 6.4.3 Pulse width measurement operations	
	Modification of Figure 6-19 Configuration Diagram for Pulse Width Measurement by Free-Running Counter	

Edition	Description	Applied to:
3rd edition	Modification of Figure 6-20 Timing of Pulse Width Measurement Operation by Free- Running Counter and One Capture Register (with Both Edges Specified) and Note	CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
	Modification of Figure 6-22 Timing of Pulse Width Measurement Operation with Free- Running Counter (with Both Edges Specified) and Note	
	Modification of Note in Figure 6-23 Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)	
	Modification of Figure 6-24 Timing of Pulse Width Measurement Operation by Free- Running Counter and Two Capture Registers (with Rising Edge Specified) and Note	
	Modification of Figure 6-26 Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)	
	6.4.6 One-shot pulse output operation	
	• Modification of Caution 1 in (1) One-shot pulse output with software trigger	
	• Modification of Caution in (2) One-shot pulse output with external trigger	
	Modification of <3> and <4> in (2) 16-bit timer counter 00 (TM00) operation of 6.5 Cautions Related to 16-bit Timer/Event Counter 00	
	Modification of <1> in (11) One-shot pulse output by software of 6.5 Cautions Related to 16-bit Timer/Event Counter 00	
	Modification of <1> in (12) One-shot pulse output with external trigger of 6.5 Cautions Related to 16-bit Timer/Event Counter 00	
	Modification of <3> in (15) Capture operation of 6.5 Cautions Related to 16-bit Timer/Event Counter 00	
	Modification of <1> in (19) External event counter of 6.5 Cautions Related to 16-bit Timer/Event Counter 00	
	Modification of Caution in (1) 8-bit compare register 80 (CR80) of 7.2 Configuration of 8-bit Timer 80	CHAPTER 7 8-BIT TIMER 80
	Modification of description in (2) 8-bit timer H compare register 11 (CMP11) of 8.2 Configuration of 8-bit Timer H1	CHAPTER 8 8-BIT TIMER H1
	Modification of Caution 1 in 8.4.2 Operation as PWM output mode	
	Modification of (e) Operation by changing CMP11 (CMP11 = 02H \rightarrow 03H, CMP01 = A5H) in Figure 8-9 Operation Timing in PWM Output Mode	
	Addition of description to Caution 2 in Figure 9-2 Format of Watchdog Timer Mode Register (WDTM)	CHAPTER 9 WATCHDOG TIMER
	Modification of Figure 10-1 Timing of A/D Converter Sampling and A/D Conversion	CHAPTER 10 A/D
	Modification of Table 10-1 Sampling Time and A/D Conversion Time and Note 1	CONVERTER
	Modification of Figure 10-3 Format of A/D Converter Mode Register (ADM) and Note 2	
	Modification of (4) Noise countermeasures in 10.6 Cautions for A/D Converter	-
	Modification of (6) Input impedance of ANI0 to ANI3 pins in 10.6 Cautions for A/D Converter	
	Modification of Figure 11-1 LIN Transmission Operation	CHAPTER 11 SERIAL
	Modification of Figure 11-2 LIN Reception Operation and description	INTERFACE UART6
	Addition of description to (7) Input switch control register (ISC) in 11.3 Registers Controlling Serial Interface UART6	1
	Modification of value in Table 11-4 Set Data of Baud Rate Generator	1

(6/10)

Edition	Description	Applied to:
3rd edition	Modification of 12.1 Interrupt Function Types	CHAPTER 12
	Modification of 12.4.2 Multiple interrupt servicing	INTERRUPT
	Addition of Caution to Example 1 in Figure 12-10 Example of Multiple Interrupts (1/2)	FUNCTIONS
	Addition of Example 3 to Figure 12-10 Example of Multiple Interrupts (1/2)	
	Modification of reset signal in Figure 13-3 HALT Mode Release by Reset Signal Generation	CHAPTER 13 STANDBY FUNCTION
	Modification of description in External interrupt of Table 13-4 Operating Statuses in STOP Mode	
	Modification of description in and addition of Note to (a) Release by unmasked interrupt request in (2) of 13.2.2 STOP mode	-
	Modification of reset signal in Figure 13-6 STOP Mode Release by Reset Signal Generation	
	Modification of Figure 14-1 Block Diagram of Reset Function	CHAPTER 14 RESET
	Addition of delay time of internal reset signal generation to Figure 14-2 Timing of Reset by RESET Input and Figure 14-4 Reset Timing by RESET Input in STOP Mode	FUNCTION
	Modification of Figure 15-3 Example of Software Processing After Release of Reset (1/2)	CHAPTER 15 POWER ON-CLEAR CIRCUIT
	Modification of Figure 16-1 Block Diagram of Low-Voltage Detector	CHAPTER 16 LOW-
	Modification of Note 1 in Figure 16-2 Format of Low-Voltage Detect Register (LVIM)	VOLTAGE DETECTO
	Modification of Note in Figure 16-3 Format of Low-Voltage Detection Level Select Register (LVIS)	
	Modification of INTLVI and Note 2 in Figure 16-5 Timing of Low-Voltage Detector Interrupt Signal Generation	
	Modification of (2) in <action> of 16.5 Cautions for Low-Voltage Detector</action>	
	Modification of Figure 16-6 Example of Software Processing After Release of Reset (1/2)	
	Modification of description and configuration in CHAPTER 17 OPTION BYTE	CHAPTER 17 OPTIO
	Modification of Caution in Figure 17-2 Format of Option Byte (1/2)	BYTE
	Addition of Remarks 3, 4 to Figure 17-2 Format of Option Byte (2/2)	
	Modification of and addition to 18.1 Features	CHAPTER 18 FLASH
	Figure 18-2 Environment for Writing Program to Flash Memory is divided into two figures, in the case of FlashPro4 and in the case of PG-FPL2	MEMORY
	Modification of Caution in Table 18-5 Oscillation Frequency and PG-FP4 GUI Software Setting Value Example	
	Deletion of 18.7.1 Flash memory programming mode	
	Modification of 18.7.2 Communication commands	
	Modification of and addition to 18.8.2 Cautions on self programming function	
	Addition of <setting conditions=""> in 3. Operating conditions of WEPRERR flag of 18.8.3 Registers used for self programming function (3)</setting>	
	Addition of description to Figure 18-15 Format of Flash Programming Command Register (FLCMD)	

	_			
- 1	~	-	n١	
	11		U)	

Edition	Description	Applied to:
3rd edition	Modification of Caution in Figure 18-16 Format of Flash Address Pointer H/L (FLAPH/FLAPL)	CHAPTER 18 FLASH MEMORY
	Modification of Cautions 1, 2 in Figure 18-17 Format of Flash Address Pointer H/L Compare Registers (FLAPHC/FLAPLC)	
	Complete revision of CHAPTER 20 ELECTRICAL SPECIFICATIONS (TARGET VALUES), and addition of chapters	CHAPTER 20 ELECTRICAL SPECIFICATIONS ((T) product, (S) product, (R) product, (A) product) to CHAPTER 22 ELECTRICAL SPECIFICATIONS (TARGET VALUES) ((A2) product)
	Addition of CHAPTER 24 PACKAGE MARKING INFORMATION	CHAPTER 24 PACKAGE MARKING INFORMATION
	Addition of CHAPTER 25 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 25 RECOMMENDED SOLDERING CONDITIONS
	Addition of included software tools to A.1 Software Package	APPENDIX A DEVELOPMENT TOOLS
	Addition of APPENDIX D LIST OF CAUTIONS	APPENDIX D LIST OF CAUTIONS
4th edition	Deletion of description on (T) product, (S) product, (R) product, (T2) product	Throughout
	Modification of 1.4 78K0S/Kx1+ Product Lineup	CHAPTER 1 OVERVIEW
	Addition of Caution 2 to 3.2.1 (3) Stack pointer (SP)	CHAPTER 3 CPU ARCHITECTURE
	Addition of Caution to Figure 4-15 Format of Port Mode Control Register 2	CHAPTER 4 PORT FUNCTIONS
	Addition of 6.5 (23) External clock limitation	CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
	Correction of description in 10.2 (1) ANI0 to ANI3 pins	CHAPTER 10 A/D
	Addition of Caution to Figure 10-8 Format of Port Mode Control Register 2 (PMC2)	CONVERTER
	Addition of 10.6 (10) Operating current at conversion waiting mode	
	Addition of Caution to 11.2 (1) Receive buffer register 6 (RXB6)	CHAPTER 11 SERIAL
	Addition of Caution 1 to and modification of Caution 3 in 11.2 (3) Transmit buffer register 6 (TXB6)	INTERFACE UART6
	Correction of Note 3 in Figure 11-5 Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)	
	Addition of Notes 1 and 2 to and modification of Cautions 1, 2 and 3 in Figure 11-5 Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)	

(8/10)

Edition	Description	Applied to:
4th edition	Modification of Caution in 11.3 (6) Asynchronous serial interface control register 6 (ASICL6)	CHAPTER 11 SERIAL INTERFACE UART6
	Modification of Caution 1 in Figure 11-10 Format of Asynchronous Serial Interface Control Register 6 (ASICL6)	
	Modification of Caution in 11.4.2 (1) Registers used	
	Addition of Caution 2 to 16.3 (2) Low-voltage detection level select register (LVIS)	CHAPTER 16 LOW- VOLTAGE DETECTOR
	Addition of 17.3 Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)	CHAPTER 17 OPTION BYTE
	Addition of description to 18.6.1 X1 and X2 pins	CHAPTER 18 FLASH MEMORY
	Addition of Remark 1 to 18.8 Flash Memory Programming by Self Writing	
	Modification of description of internal verify 1 in and addition of description and Remark of internal verify 2 to Table 18-11 Self Programming Controlling Commands	
	Partial modification of and addition to 18.8.2 Cautions on self programming function	
	Addition of Cautions 2, 3 and 5 to and modification of Caution 4 in Figure 18-12 Format of Flash Programming Mode Control Register (FLPMC)	
	Modification of Caution in and addition of description on FPRERR to 18.8.3 (2) Flash protect command register (PFCMD)	
	Addition of Caution to 18.8.3 (3) Flash status register (PFS)	
	Modification of description and Note of internal verify 1 in and addition of description of internal verify 2 to Figure 18-15 Format of Flash Programming Command Register (FLCMD)	
	Modification of Caution in Figure 18-16 Format of Flash Address Pointer H/L (FLAPH/FLAPL) and Caution 1 in Figure 18-17 Format of Flash Address Pointer H/L Compare Registers (FLAPHC/FLAPLC)	
	Addition of description to 18.8.4 Example of shifting normal mode to self programming mode and 18.8.5 Example of shifting self programming mode to normal mode	
	Addition of description of internal verify 1 and 2 to 18.8.9 Example of internal verify operation in self programming mode	
	Addition of description to 18.8.10 Examples of operation when command execution time should be minimized in self programming mode and 18.8.11 Examples of operation when interrupt-disabled time should be minimized in self programming mode	
	• Modification of MAX. values of low-level input voltage (VIL3), high-level input leakage current, low-level input leakage current, high-level output leakage current and low-level output leakage current	CHAPTER 20 ELECTRICAL SPECIFICATIONS
	Modification of conditions of high-level output voltage	(Standard product, (A grade product)
	• Modification of MAX. values of supply current (IDD5) in STOP mode	
	Addition of CPU Clock Frequency, Peripheral Clock Frequency	
	Addition of CPU Clock Frequency, Peripheral Clock Frequency Modification of Caution in A/D Converter Characteristics	
		CHAPTER 21 ELECTRICAL
	 Modification of Caution in A/D Converter Characteristics Addition of formula to calculate power consumption of internal pull-up resistor 	

Edition	Description	Applied to:
4th edition	Deletion of CHAPTER 24 PACKAGE MARKING INFORMATION	CHAPTER 24 PACKAGE MARKING INFORMATION
	Modification of A.4 Flash Memory Writing Tools	APPENDIX A
	Addition of A.5.1 When using in-circuit emulator QB-78K0SKX1 (under development) and A.5.2 When using in-circuit emulator QB-MINI2	DEVELOPMENT TOOLS
5th edition	Addition of SSOP (μ PD78F9221MC(A)-CAA-AX, μ PD78F9222MC(A)-CAA-AX, μ PD78F9221MC(A2)-CAA-A, μ PD78F9222MC(A2)-CAA-A), SDIP (μ PD78F9221CS-CAC-A, μ PD78F9222CS-CAC-A) and, WLBGA (μ PD78F9221FH-2B1-A, μ PD78F9222FH-2B1-A) packages (A2) grade product Under development \rightarrow mass production	Throughout
	Modification of 1.1 Features	CHAPTER 1
	1.3 Pin Configuration (Top View)	OVERVIEW
	Modification of description of AVREF	
	Addition of Notes 2 to 5 in 1.4 78K0S/Kx1+ Product Lineup	
	2.1 Pin Function List	CHAPTER 2
	Modification of description of AVREF	PIN FUNCTIONS
	2.2.8 AVREF	
	Modification of description	
	10.1 Functions of A/D Converter	CHAPTER 10
	Addition of Note 4 to Table 10-1 Sampling Time and A/D Conversion Time	A/D CONVERTER
	10.3 Registers Used by A/D Converter	
	Addition of Note 5 to Figure 10-3 Format of A/D Converter Mode Register (ADM)	
	Modification of Caution 3	CHAPTER 14 RESET FUNCTION
	18.4 Writing with Flash Memory Programmer	CHAPTER 18
	Addition of FlashPro5 to Dedicated flash memory programmer	FLASH MEMORY
	Deletion of PG-FPL2 from Dedicated flash memory programmer	
	Modification of Remark	
	18.5 Programming Environment	
	Modification of Figure 18-2 Environment for Writing Program to Flash Memory (FlashPro4/FlashPro5/ QB-MINI2) and Addition of Note	
	Modification of Table 18-2 Wiring Between 78K0S/KA1+ and FlashPro4/FlashPro5/ QB-MINI2 and Addition of Note 2	
	Modification of Figure 18-3 Wiring diagram with FlashPro4/FlashPro5/QB-MINI2	
	Deletion of PG-FPL2 from Dedicated flash memory programmer	
	Modification of Figure 18-5 PG-FP5 GUI Software Setting Example	
	Modification of Figure 18-7 Communication Commands	
	Addition of Note in Table 18-10 Self Programming Controlling Commands	
	Addition of chapter	CHAPTER 19 ON-CHI DEBUG FUNCTION

(10/10)

Edition	Description	Applied to:
5th edition	Modification of numeric value in X1 Oscillator Characteristics	CHAPTER 21
	 Modification of CPU Clock Frequency, Peripheral Clock Frequency in AC Characteristics 	ELECTRICAL SPECIFICATIONS (Standard product, (A) grade product)
	 Modification of X1 Oscillator Characteristics Modification of MAX. values of low-level input voltage in DC Characteristics Modification of CPU Clock Frequency, Peripheral Clock Frequency in AC Characteristics 	CHAPTER 22 ELECTRICAL SPECIFICATIONS ((A2 grade product)
	Addition of additional products	CHAPTER 23 PACKAGE DRAWING
	Addition of additional products	CHAPTER 24 RECOMMENDED SOLDERING CONDITIONS
	Modification of Figure A-1. Development Tools	APPENDIX A DEVELOPMENT TOOLS
	A.4 Flash Memory Writing Tools	
	Addition of FlashPro5	
	Deletion of PG-FPL2	
	A.5.1 When using in-circuit emulator QB-78K0SKX1	
	Deletion of description of under development	
	Deletion of A.5.3 When using in-circuit emulator IE-78K0S-NS or IE-78K0S-NS-A and A.5.4 When using in-circuit emulator QB-78K0SKX1MINI	
	Modification of A.6 Debugging Tools (Software)	
	Addition of chapter	APPENDIX B NOTES ON DESIGNING TARGET SYSTEM

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

http://www.necel.com/

[America]

NEC Electronics America, Inc. 2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A.

Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/ Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex

France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706